IP Library › Granted Patent US 12,362,230
Granted Patent B2
US 12,362,230 · App. 17/771,350 · Granted Jul 15, 2025

Method of producing a semiconductor body with a trench, semiconductor body with at least one trench and semiconductor device

Inventors: Georg Parteder (Sankt Ruprecht an der Raab, AT); Thomas Bodner (Seiersberg, AT)
Assignee: AMS AG
H01L21/76831H01L21/76898H01L23/481H10D62/235H10F39/811
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,362,230
App. No.
17/771,350
Granted
Jul 15, 2025
Kind
B2
Abstract

A method is proposed of producing a semiconductor body with a trench. The semiconductor body comprises a substrate. The method comprising the step of etching the trench into the substrate using an etching mask. An oxide layer is formed at least on a sidewall of the trench by oxidation of the substrate. A passivation layer is formed on the oxide layer and the bottom of the trench. The passivation layer is removed from the bottom of the trench. Finally, a metallization layer is deposited into the trench.

Claims (26)

1. A method of producing a semiconductor body with a trench, wherein the semiconductor body comprises a substrate, the method comprising:

etching the trench into the substrate using an etching mask,

forming an oxide layer at least on a sidewall of the trench by oxidation of the substrate,

forming a passivation layer on the oxide layer and a bottom of the trench,

removing the passivation layer from the bottom of the trench, and

depositing a metallization layer into the trench;

wherein the steps of etching the trench, forming the oxide layer, and forming and removing the passivation layer are repeated until the trench has a desired depth.

2. The method according to claim 1 , wherein the oxidation of the substrate involves:

a wet-chemical oxidation process, and/or

an oxidation induced by an atmospheric plasma.

3. The method according to claim 2 , wherein the wet-chemical procedure involves an oxidizing agent which is applied into the trench via the etching mask.

4. The method according to claim 2 , wherein the atmospheric plasma comprises an oxidizing species as process gas.

5. The method according to claim 2 , wherein the atmospheric plasma comprises ozone and/or oxygen.

6. The method according to claim 1 , wherein the oxidation is performed at a temperature below the melting point of the substrate and/or other materials used for the semiconductor.

7. The method according to claim 1 , wherein

the oxidation is performed at a temperature below 800° C., and/or

the oxidation is performed at a temperature from a range of 150° C. to 400° C.

8. The method according to claim 1 , wherein

the substrate comprises bulk silicon, and

the oxide layer comprises SiO 2 , which is formed by the oxidation of bulk silicon.

9. The method according to claim 8 , wherein the oxidation of bulk silicon is performed in an oxygen plasma such that a film SiO 2 is grown on the sidewall at temperatures down to room temperature.

10. The method according to claim 9 , wherein the oxygen plasma comprises a Helium and Oxygen mixture.

11. The method according to claim 1 , wherein

further etching the trench into the substrate involves using the etching mask and the remaining passivation layer on the sidewall.

12. The method according to claim 1 , wherein the metallization is electrically connected to electrodes such that the trench is operable as a through-substrate via.

13. The method according to claim 1 , wherein the steps of etching the trench, forming the oxide layer, and forming and removing the passivation layer are performed in sequence.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2022
From: PARTEDER, GEORG; BODNER, THOMAS
To: AMS AG
Reel/Frame 059684/0586 →
Priority Claims (1)
EP 19205357 · Oct 25, 2019 · regional
Continuity (1)
Related Publication 20220352016A1 · Nov 3, 2022
References Cited (39)
US 5877067A · Kimura · 1999 [cited by examiner]
US 8378496B2 · Schrank et al. · 2013 [cited by applicant]
US 9613864B2 · Lu · 2017 [cited by examiner]
US 9859420B1 · Balakrishnan · 2018 [cited by examiner]
US 11289404B2 · Liu · 2022 [cited by examiner]
US 20090093117A1 · Taguchi · 2009 [cited by examiner]
US 20110151633A1 · Park · 2011 [cited by examiner]
US 20120074582A1 · Yu et al. · 2012 [cited by applicant]
US 20130043554A1 · Piper · 2013 [cited by examiner]
US 20130105947A1 · Fuller et al. · 2013 [cited by applicant]
US 20150104927A1 · Chen · 2015 [cited by examiner]
US 20160027929A1 · Cheng · 2016 [cited by examiner]
US 20180068949A1 · Chen · 2018 [cited by examiner]
US 20180151475A1 · Oshige · 2018 [cited by applicant]
US 20180151666A1 · Yew · 2018 [cited by examiner]
US 20200381301A1 · Hong · 2020 [cited by examiner]
CN 102420210A · 2012 [cited by applicant]
EP 0166141A2 · 1986 [cited by applicant]
EP 2048923A2 · 2009 [cited by applicant]
EP 2077577A1 · 2009 [cited by applicant]
JP 2010287823A · 2010 [cited by applicant]
WO 2010081603A1 · 2010 [cited by applicant]
WO 2015055480A1 · 2015 [cited by applicant]
Notification of Reasons for Refusal issued in corresponding JP Patent Appl. Publ. No. 2010-287823 mailed on May 9, 2023, 12 pages, with English language translation. [cited by applicant]
Extended European Search Report in corresponding EP Application No. 19205357.7 mailed on Apr. 17, 2020, 10 pages. [cited by applicant]
Antonenko et al., “Oxidation Kinetics of a Silicon Surface in a Plasma of Oxygen with Inert Gases”, Optoelectronics, Instrumentation and Data Processing, vol. 47, No. 5, 2011, pp. 459-464. [cited by applicant]
Angermann et al., “Electronic interface properties of silicon substrates after ozone based wet-chemical oxidation studied by SPV measurements”, Applied Surface Science, vol. 258, 2012, pp. 8387-8396. [cited by applicant]
Choi et al., “A study of the mechanisms causing surface defects on sidewalls during Si etching for TSV (through Si via)”, Journal of Micromechanics and Microengineering, vol. 23, 2013, 7 pages. [cited by applicant]
Kakiuchi et al., “Formation of silicon dioxide layers at low temperatures (150-400 1C) by atmospheric pressure plasma oxidation of silicon”, Science and Technology of Advanced Materials, vol. 8, 2007, pp. 137-141. [cited by applicant]
Kraft et al., “3D Sensor Application with Open Through Silicon Via Technology”, Electronic Components and Technology Conference, 2011, pp. 560-566. [cited by applicant]
Laviron et al., “Via First Approach Optimisation for Through Silicon Via Applications”, Electronic Components and Technology Conference, 2009, pp. 14-19. [cited by applicant]
Nakamura et al., “Comparative Study of Side-Wall Roughness Effects on Leakage Currents in Through-Silicon via Interconnects”, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011, pp. 1-4. [cited by applicant]
Parteder et al., “TSV with 40 μm diameter replacing wiring pads”, MiNaPAD 2017, May 17-18, 5 pages. [cited by applicant]
Schrank et al., “80 μm open TSV technology”, Minapad 2015, Apr. 22 and 23, 7 pages. [cited by applicant]
Shen et al., “Three-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon via (TSV)”, Nanoscale Research Letters, vol. 12, No. 56, 2017, 9 pages. [cited by applicant]
International Search Report and Written Opinion in corresponding International Application No. PCT/EP2020/079883 mailed on Jan. 22, 2021, 13 pages. [cited by applicant]
European Communication pursuant to Article 94(3) EPC issued in corresponding European Patent Application No. 19205357.7 mailed on Jan. 15, 2025, 6 pages. [cited by applicant]
Chinese Office Action issued in corresponding Chinese Patent Application No. 2020800725902, dated May 13, 2025, with English language translation, 18 pages. [cited by applicant]
European Communication pursuant to Article 94(3) EPC issued in corresponding European Patent Application No. 19 205 357.7, dated May 27, 2025, 4 pages. [cited by applicant]