IP Library › Granted Patent US 12,363,831
Granted Patent B2
US 12,363,831 · App. 18/015,702 · Granted Jul 15, 2025

Backside recess in motherboard with thermally conductive mold

Inventors: Kaladhar Radhakrishnan (Chandler, AZ); Wei Shen (Shanghai, CN)
Assignee: Intel Corporation
H05K1/183H01L25/162H05K1/0209H05K1/181H01L24/16H01L2224/16225H05K2201/10015H05K2201/1003H05K2201/10734
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,363,831
App. No.
18/015,702
Granted
Jul 15, 2025
Kind
B2
Abstract

Embodiments disclosed herein include microelectronic boards and electronic systems. In an embodiment, a microelectronic board comprises aboard substrate, where the board substrate has a first thickness between a first surface and a second surface opposite from the first surface. In an embodiment, a recess is formed into the first surface of the board substrate, where the recess comprises a third surface between the first surface and the second surface. In an embodiment, the board substrate has a second thickness between the third surface and the second surface. In an embodiment, the microelectronic board further comprises a voltage regulator (VR) module attached to the third surface.

Claims (40)

1. A microelectronic board, comprising:

a board substrate, wherein the board substrate has a first thickness between a first surface and a second surface opposite from the first surface;

a recess into the first surface of the board substrate, wherein the recess comprises a third surface between the first surface and the second surface, and wherein the board substrate has a second thickness between the third surface and the second surface;

a voltage regulator (VR) module attached to the third surface; and

a fill material that fills the recess, the fill material having an uppermost surface above the first surface of the board.

2. The microelectronic board of claim 1 , wherein the VR module comprises one or more inductors.

3. The microelectronic board of claim 1 , further comprising: a plurality of conductive layers embedded in the board substrate, and wherein the recess passes through at least one of the plurality of conductive layers.

4. The microelectronic board of claim 3 , wherein the plurality of conductive layers comprises at least five conductive layers, and wherein the recess passes through at least three conductive layers.

5. The microelectronic board of claim 1 , further comprising: a capacitor attached to the third surface.

6. The microelectronic board of claim 1 , wherein the fill material is thermally conductive.

7. The microelectronic board of claim 6 , wherein the VR module is fully embedded in the fill material.

8. The microelectronic board of claim 1 , wherein the first thickness is approximately 3.0 mm or greater.

9. The microelectronic board of claim 8 , wherein the second thickness is approximately 1.0 mm or less.

10. The microelectronic board of claim 1 , wherein the first surface of the board substrate is a backside surface, and wherein the second surface is configured to receive an electronic package.

11. An electronic system, comprising:

a board with a first surface and a second surface opposite from the first surface, and a recess into the first surface;

a voltage regulator (VR) module in the recess;

a fill material that fills the recess, the fill material having an uppermost surface above the first surface of the board;

a package substrate attached to the second surface of the board; and

a die attached to the package substrate.

12. The electronic system of claim 11 , wherein the package substrate is attached to the board with a socket.

13. The electronic system of claim 11 , wherein the package substrate is attached to the board with a ball grid array (BGA).

14. The electronic system of claim 11 , further comprising:

capacitors on a surface of the package substrate facing the board.

15. The electronic system of claim 11 , wherein the package substrate is attached to the second surface of the board with a full grid array.

16. The electronic system of claim 11 , further comprising:

a capacitor in the recess.

17. The electronic system of claim 11 ,

wherein the fill material is thermally conductive.

18. The electronic system of claim 17 , wherein the VR module is embedded by the fill material.

19. An electronic system, comprising:

a microelectronic board, wherein the microelectronic board comprises:

a board substrate, wherein the board substrate has a first thickness between a first surface and a second surface opposite from the first surface;

a recess into the first surface of the board substrate, wherein the recess comprises a third surface between the first surface and the second surface, and wherein the board substrate has a second thickness between the third surface and the second surface; and

a voltage regulator (VR) module attached to the third surface;

a fill material that fills the recess, the fill material having an uppermost surface above the first surface of the board;

a package substrate attached to the second surface of the board substrate; and

a die attached to the package substrate.

20. The electronic system of claim 19 ,

wherein the fill material is thermally conductive, and wherein the fill material embeds the VR module.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2023
From: RADHAKRISHNAN, KALADHAR; SHEN, WEI
To: INTEL CORPORATION
Reel/Frame 063256/0419 →
Continuity (1)
Related Publication 20230189442A1 · Jun 15, 2023
References Cited (10)
US 5615087A · Wieloch · 1997 [cited by examiner]
US 8264846B2 · Jones · 2012 [cited by examiner]
US 20060087012A1 · Zhong · 2006 [cited by examiner]
US 20070279881A1 · Weir · 2007 [cited by examiner]
US 20080116589A1 · Li · 2008 [cited by applicant]
US 20170141095A1 · Bruno · 2017 [cited by applicant]
US 20200020652A1 · Hill · 2020 [cited by applicant]
US 20200128673A1 · Cheah · 2020 [cited by examiner]
CN 102106194 · 2011 [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/CN2020/115606 mailed Jun. 16, 2021, 9 pgs. [cited by applicant]