IP Library › Granted Patent US 12,368,414
Granted Patent B2
US 12,368,414 · App. 18/413,416 · Granted Jul 22, 2025

Digital predistortion calibration

Inventors: Raghu Ganesan (Bangalore, IN); Harish Ramesh (Bangalore, IN); John Roshan Samuel Chandran (Bangalore, IN); Lakshmi Bala Krishna Manoja Vinnakota (Richardson, TX)
Assignee: Texas Instruments Incorporated
H03F1/3247H04B17/12H04B17/14H04B17/24
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,368,414
App. No.
18/413,416
Granted
Jul 22, 2025
Kind
B2
Abstract

A method for digital predistortion (DPD) calibration in a wireless communication device is provided that includes transmitting, by transmission circuitry of the wireless communication device, a plurality of pulses, where each pulse corresponds to an amplitude step in a pattern of amplitude steps, where the amplitude steps are separated by silence gaps, receiving each pulse in receiver circuitry of the wireless communication device, generating, by an accumulator component of the wireless communication device, an accumulated sample for each pulse based on a plurality of samples output by the receiver circuitry for the pulse, and computing, by a processor of the wireless communication device, amplitude dependent gain (AM/AM) and amplitude dependent phase shift (AM/PM) values for each accumulated sample.

Claims (49)

1. A method comprising:

generating, by a transmitter, a calibration signal, wherein the calibration signal includes a first set of amplitude steps that increase in amplitude with respect to one another over time interleaved with a second set of amplitude steps that decrease in amplitude with respect to one another over time, wherein steps of the first set of amplitude steps and the second set of amplitude steps are separated by a silence gap length; and

transmitting, by the transmitter, the calibration signal.

2. The method of claim 1 , wherein:

the transmitter includes a complex gain adjuster configured to control an amplitude and a phase of the calibration signal.

3. The method of claim 1 , wherein each step of the first set of amplitude steps and the second set of amplitude steps has a similar duration.

4. The method of claim 1 , further comprising:

receiving the calibration signal; and

determining an amplitude-dependent property based on the calibration signal as received.

5. The method of claim 4 , wherein the amplitude-dependent property is from a group consisting of an amplitude-dependent gain and an amplitude-dependent phase shift.

6. The method of claim 1 , further comprising:

receiving the calibration signal; and

determine a predistortion correction value based on the calibration signal as received.

7. A method comprising:

generating, by a transmitter, a calibration signal, wherein the calibration signal includes an alternating pattern of amplitude steps separated by a silence gap length; and

transmitting, by the transmitter, the calibration signal, wherein each of the amplitude steps includes a pulse having a pulse width and a pulse amplitude, and each of the amplitude steps is separated by the silence gap length; and

in response to determining that a last pulse is not transmitted, transmitting, by the transmitter, a next pulse after waiting for the silence gap length to elapse.

8. A method comprising:

generating, by a transmitter, a calibration signal, wherein the calibration signal includes an alternating pattern of amplitude steps separated by a silence gap length, wherein a count of steps in the alternating pattern of amplitude steps is based on a duration of each step of the alternating pattern of amplitude steps and the silence gap length, and

transmitting, by the transmitter, the calibration signal.

9. A device comprising:

transmission circuitry;

a calibration tone generator circuit coupled to the transmission circuitry, wherein the calibration tone generator circuit is configured to cause the transmission circuitry to transmit a calibration signal that includes a first set of signal portions that increase in amplitude with respect to one another over time interleaved with a second set of signal portions that decrease in amplitude with respect to one another over time;

receiver circuitry; and

a feedback path coupled between the transmission circuitry and the receiver circuitry.

10. The device of claim 9 , wherein each portion of the first set of signal portions and the second set of signal portions has a similar duration.

11. The device of claim 9 , wherein the calibration signal includes a set of silence portions interleaved with the first set of signal portions and the second set of signal portions.

12. The device of claim 9 , wherein:

the receiver circuitry is configured to provide a respective set of samples for each portion of the first set of signal portions and the second set of signal portions; and

the device further comprises:

an accumulator coupled to the receiver circuitry and configured to provide an accumulated sample for each portion of the first set of signal portions and of the second set of signal portions based on the respective set of samples; and

a processor coupled to the accumulator and configured to determine an amplitude-dependent property of the transmission circuitry based on the accumulated samples.

13. The device of claim 12 , wherein the amplitude-dependent property is from a group consisting of an amplitude-dependent gain and an amplitude-dependent phase shift.

14. The device of claim 12 , wherein the processor is configured to determine a predistortion correction value based on the accumulated samples.

15. The device of claim 14 , wherein the predistortion correction value includes an in-phase component and a quadrature phase component.

16. The device of claim 12 , further comprising a predistortion circuit coupled to the processor and to the transmission circuitry.

17. The device of claim 12 , wherein the processor is configured to determine a set of predistortion correction values based on the accumulated samples that includes an interpolated predistortion correction value.

18. A device comprising:

transmission circuitry; and

a calibration tone generator circuit coupled to the transmission circuitry, wherein the calibration tone generator circuit is configured to cause the transmission circuitry to transmit a calibration signal that includes:

a first signal portion that has a first amplitude;

a second signal portion that follows the first signal portion and has a second amplitude;

a third signal portion that follows the second signal portion and that has a third amplitude that is greater than the first amplitude; and

a fourth signal portion that follows the third signal portion and has a fourth amplitude that is less than the second amplitude.

19. The device of claim 18 , wherein each of the first signal portion, the second signal portion, the third signal portion, and the fourth signal portion has a similar duration.

20. The device of claim 19 , wherein the calibration signal further includes:

a first silence portion between the first signal portion and the second signal portion;

a second silence portion between the second signal portion and the third signal portion; and

a third silence portion between the third signal portion and the fourth signal portion.

Continuity (4)
Division 17501212 · Oct 14, 2021
Continuation 17148304 · Jan 13, 2021
Continuation 16288094 · Feb 27, 2019
Related Publication 20240154579A1 · May 9, 2024
References Cited (26)
US 8326239B1 · Peiris · 2012 [cited by applicant]
US 8340602B1 · Peiris · 2012 [cited by applicant]
US 10142021B2 · Turgeon · 2018 [cited by applicant]
US 10924068B2 · Ganesan · 2021 [cited by applicant]
US 11177778B2 · Ganesan · 2021 [cited by applicant]
US 20070190952A1 · Waheed · 2007 [cited by applicant]
US 20070229180A1 · Shimizu · 2007 [cited by examiner]
US 20080094139A1 · Takano · 2008 [cited by applicant]
US 20090054016A1 · Waheed · 2009 [cited by applicant]
US 20100283540A1 · Davies · 2010 [cited by applicant]
US 20110009153A1 · Chiba · 2011 [cited by applicant]
US 20130234871A1 · Eliezer · 2013 [cited by applicant]
US 20170317686A1 · Dartois · 2017 [cited by applicant]
CN 1483267A · 2004 [cited by applicant]
CN 107329163A · 2017 [cited by applicant]
EP 1469593B1 · 2008 [cited by applicant]
Shoaib Amin et al, “Noise Impact on the Identification of Digital Predistorter Parameters in the Indirect Learning Architecture”, 2012 Swedish Communication Technologies Workshop, Oct. 24-26, 2012, pp. 36-39. [cited by applicant]
Sweety Badhwar et al, “Design of Digital Predistortion Technique for RF Power Amplifier using Memory Polynomial”, International Journal of Engineering Research and Applications, vol. 4, Issue 9 (Version 3), Sep. 2014, p… [cited by applicant]
Changsoo Eun and Edward J. Powers, “A New Volterra Predistorter Based on the Indirect Learning Adventure”, IEEE Transactions on Signal Processing, vol. 45, No. 1, Jan. 1997, pp. 223-227. [cited by applicant]
Mohamed K. Nezami, “Fundamentals of Power Amplifier Linearization Using Digital Pre-Distortion”, High Frequency Electronics, Sep. 2004, pp. 54-58. [cited by applicant]
Demetri Psaltis, et al, “A Multilayered Neural Network Controller”, IEEE Control Systems Magazine, vol. 8, Issue 2, Apr. 1988, pp. 17-21. [cited by applicant]
Shawn P. Stapleton, “Presentation on Digital Predistortion of Power Amplifiers”, Agilent Technologies, Inc., Jun. 2001, pp. 1-33. [cited by applicant]
Frank Zavosh et al, “Digital Predistortion Techniques for RF Power Amplifiers with CDMA Applications”, Microwave Journal, Oct. 1, 1999, pp. 1-8. [cited by applicant]
Qin Zhang and Zhibin Zeng, “A New Adaptive Algorithm for Digital Predistortion Using LS with Singular Value Decomposition”, Proceedings of the 2013 International Conference on Information Science and Technology Applicat… [cited by applicant]
Dayong Zhou and Victor E. Debrunner, “Novel Adaptive Nonlinear Predistorters Based on the Direct Learning Algorithm”, IEEE Transactions on Signal Processing, vol. 55, No. 1, Jan. 2007, pp. 120-133. [cited by applicant]
“CC3220 SimpleLink Wi-Fi Wireless and Internet-of-Things Solution, a Single-Chip Wireless MCU”, SWAS035A, Texas Instruments, Inc., Sep. 2016, revised Feb. 2017, pp. 1-88. [cited by applicant]