IP Library › Granted Patent US 12,368,458
Granted Patent B2
US 12,368,458 · App. 17/588,524 · Granted Jul 22, 2025

Multistage doherty power amplifier and transmitter

Inventor: Zhancang Wang (Beijing, CN)
Assignee: Telefonaktiebolaget LM Ericsson (publ)
H04B1/0475H03F1/0288H03F3/211H03F2200/451H04B2001/0408H04L27/2614H04W84/042
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,368,458
App. No.
17/588,524
Granted
Jul 22, 2025
Kind
B2
Abstract

A multistage Doherty power amplifier and a transmitter are provided, and the multistage Doherty power amplifier includes: a generalized carrier amplifier, which is a nested 2-way inverted Doherty sub amplifier, and a generalized peaking amplifier, connected to the generalized carrier amplifier, which is a nested single ended sub amplifier or a nested 2-way normal Doherty sub amplifier, the generalized carrier amplifier and the generalized peaking amplifier are arranged in a generalized 2-way inverted Doherty power amplifier form. With the multistage Doherty power amplifier, signal power probability distribution function (PDF) oriented for a cost-effective multi stage Doherty PA design is applied, and 2-way normal and inverted Doherty PA cells are used as basic units to construct multistage Doherty PA with gain extension effect.

Claims (42)

1. A multistage Doherty power amplifier, comprising:

a generalized carrier amplifier, and

a generalized peaking amplifier, connected to the generalized carrier amplifier,

wherein the generalized carrier amplifier and the generalized peaking amplifier are arranged in a 2-way inverted Doherty power amplifier form; and

wherein one or more of:

the generalized carrier amplifier comprises a nested 2 -way inverted Doherty sub amplifier; and

the generalized peaking amplifier comprises a nested single ended sub amplifier or a nested 2-way normal Doherty sub amplifier.

2. The multistage Doherty power amplifier according to claim 1 , wherein, the generalized carrier amplifier comprises a sub carrier amplifier and a first sub peaking amplifier connected to the sub carrier amplifier.

3. The multistage Doherty power amplifier according to claim 2 , wherein, the sub carrier amplifier is of a first semiconductor feature, the first sub peaking amplifier is of a second semiconductor feature with harmonic termination.

4. The multistage Doherty power amplifier according to claim 3 , wherein, the power gain of the first sub peaking amplifier is greater than that of the sub carrier amplifier for power gain extension, the power gain of the sub carrier amplifier is compressed to a predetermined compression level, and the power gain of the first peaking amplifier is not compressed.

5. The multistage Doherty power amplifier according to claim 4 , wherein, characteristic of the power gain extension is an inverse characteristic to a driver amplifier connected to the multistage Doherty power amplifier in line up or in cascade, so as to perform pre-distortion to the driver amplifier.

6. The multistage Doherty power amplifier according to claim 3 , wherein, amplifier efficiency of the first sub peaking amplifier is higher than that of the sub carrier amplifier.

7. The multistage Doherty power amplifier according to claim 6 , wherein the generalized peaking amplifier comprises a second sub peaking amplifier, the second sub peaking amplifier is of the first semiconductor feature.

8. The multistage Doherty power amplifier according to claim 7 , wherein the bias voltage values of the sub carrier amplifier and the sub second peaking amplifier are positive, and the bias voltage value of the first sub peaking amplifier is negative.

9. The multistage Doherty power amplifier according to claim 7 , wherein the power ratio among the sub carrier amplifier, the first sub peaking amplifier and the second sub peaking amplifier is determined according to power distribution function (PDF) of high peak to average power ratio (PAPR) signal applied.

10. The multistage Doherty power amplifier according to claim 7 , wherein the first semiconductor feature is LDMOS, the second semiconductor feature is GaN HEMT.

11. The multistage Doherty power amplifier according to claim 6 , wherein the generalized peaking amplifier comprises multiple sub peaking amplifiers, last stage sub peaking amplifier is of a first semiconductor feature, other-stage sub peaking amplifiers excluding the last stage sub peaking amplifier are of a second semiconductor feature, and amplifier efficiency of the other-stage sub peaking amplifiers excluding the last stage sub peaking amplifier is higher than that of the last stage sub peaking amplifier.

12. The multistage Doherty power amplifier according to claim 11 , wherein the bias voltage values of the sub carrier amplifier and the last stage sub peaking amplifier are positive, and the bias voltage values of the first sub peaking amplifier and the other-stage sub peaking amplifiers excluding the last stage sub peaking amplifier are negative.

13. The multistage Doherty power amplifier according to claim 11 , wherein the power ratio among the sub carrier amplifier, the first sub peaking amplifier, and the multiple sub peaking amplifiers is determined according to power distribution function (PDF) of high peak to average power ratio (PAPR) signal applied.

14. The multistage Doherty power amplifier according to claim 11 , wherein the first semiconductor feature is LDMOS, the second semiconductor feature is GaN HEMT.

15. The multistage Doherty power amplifier according to claim 11 , wherein, the power gains of other-stage sub peaking amplifiers excluding the last stage sub peaking amplifier are higher than that of the first sub peaking amplifier for power gain extension, the power gain of each stage sub peaking amplifier of the other-stage sub peaking amplifiers excluding the last stage sub peaking amplifier is higher than that of its prior stage for power gain extension, the power gain of the sub carrier amplifier is compressed to a predetermined compression level, and the power gains of the other-stage sub peaking amplifiers excluding the last stage sub peaking amplifier are not compressed.

16. The multistage Doherty power amplifier according to claim 15 , wherein, characteristic of the power gain extension is an inverse characteristic to a driver amplifier connected to the multistage Doherty power amplifier in line up or in cascade, so as to perform pre-distortion to the driver amplifier.

17. The multistage Doherty power amplifier according to claim 11 , wherein, the generalized peaking amplifier comprises 3 sub peaking amplifiers to form a 4 -stage Doherty power amplifier.

18. A transmitter, comprising:

a signal processor, configured to perform signal processing on base band input signals of multiple channels; and

a multistage Doherty power amplifier comprising:

a generalized carrier amplifier, which is a nested 2-way inverted Doherty sub amplifier; and

a generalized peaking amplifier, connected to the generalized carrier amplifier, which is a nested single ended sub amplifier or a nested 2-way normal doherty sub amplifier;

wherein the generalized carrier amplifier and the generalized peaking amplifier are arranged in a 2-way inverted Doherty power amplifier form.

19. A device, comprising:

a processor;

a memory, the memory containing instructions executable by the processor, and

the transmitter comprising:

a signal processor, configured to perform signal processing on base band input signals of multiple channels; and

a multistage Doherty power amplifier comprising:

a generalized carrier amplifier; and

a generalized peaking amplifier, connected to the generalized carrier amplifier;

wherein the generalized carrier amplifier and the generalized peaking amplifier are arranged in a 2-way inverted Doherty power amplifier form; and

wherein one or more of:

the generalized carrier amplifier comprises a nested 2-way inverted Doherty sub amplifier; and

the generalized peaking amplifier comprises a nested single ended sub amplifier or a nested 2-way normal Doherty sub amplifier.

20. The device according to claim 19 , wherein the device is a terminal device or a network device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2022
From: WANG, ZHANCANG
To: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
Reel/Frame 058828/0023 →
Continuity (2)
Continuation 16617204
Related Publication 20220158670A1 · May 19, 2022
References Cited (70)
US 6472934B1 · Pehlke · 2002 [cited by applicant]
US 6853245B2 · Kim et al. · 2005 [cited by applicant]
US 7629844B2 · Elmala · 2009 [cited by applicant]
US 7663435B2 · Kim et al. · 2010 [cited by applicant]
US 8305141B2 · Jeong et al. · 2012 [cited by applicant]
US 8576010B2 · Yanduru et al. · 2013 [cited by applicant]
US 8754709B2 · Chen et al. · 2014 [cited by applicant]
US 9124217B2 · Xue et al. · 2015 [cited by applicant]
US 9219444B2 · Borodulin et al. · 2015 [cited by applicant]
US 9362871B2 · Qureshi · 2016 [cited by applicant]
US 9608573B2 · Wang et al. · 2017 [cited by applicant]
US 9667199B1 · McLaren · 2017 [cited by applicant]
US 10103690B2 · Yanduru et al. · 2018 [cited by applicant]
US 10447209B2 · Wang · 2019 [cited by examiner]
US 20060044060A1 · Shiikuma · 2006 [cited by applicant]
US 20060114060A1 · Hellberg et al. · 2006 [cited by applicant]
US 20080122542A1 · Bowles et al. · 2008 [cited by applicant]
US 20120025915A1 · Ui · 2012 [cited by applicant]
US 20130099867A1 · Cui et al. · 2013 [cited by applicant]
US 20130127527A1 · Chen et al. · 2013 [cited by applicant]
US 20130154731A1 · Gajadharsing · 2013 [cited by applicant]
US 20140320214A1 · Liu · 2014 [cited by applicant]
US 20150180428A1 · Pham et al. · 2015 [cited by applicant]
US 20150229282A1 · Kaehs · 2015 [cited by examiner]
US 20150295542A1 · Moronval et al. · 2015 [cited by applicant]
US 20160142020A1 · Wang · 2016 [cited by examiner]
US 20170033786A1 · Prevost · 2017 [cited by applicant]
US 20180183388A1 · Pham · 2018 [cited by applicant]
US 20220271715A1 · Geng · 2022 [cited by examiner]
US 20230268889A1 · Eroglu · 2023 [cited by examiner]
US 20240275410A1 · Pagnanelli · 2024 [cited by examiner]
CN 101783652A · 2010 [cited by applicant]
CN 102355198B · 2013 [cited by applicant]
CN 110291717A · 2019 [cited by applicant]
EP 2608400A1 · 2013 [cited by applicant]
EP 2403135B1 · 2013 [cited by applicant]
RU 125011U1 · 2013 [cited by applicant]
SU 65144A3 · 1944 [cited by applicant]
WO 2007129118A1 · 2007 [cited by applicant]
WO 2017036093A1 · 2017 [cited by applicant]
Examination Report No. 1 for Australian Patent Application No. 2021203810, mailed Jul. 22, 2022, 4 pages. [cited by applicant]
Office Action for Chinese Patent Application No. 201780091356.2, mailed Jan. 5, 2023, 8 pages. [cited by applicant]
Sneijers, Walter, “Doherty Architectures in UHF White Paper,” ampleon.com/documents/white-paper/AMP-WP-2016-0826, Aug. 31, 2016, Ampleon, Netherlands, 14 pages. [cited by applicant]
Summons to Attend Oral Proceedings for European Patent Application No. 17918391.8, mailed Jan. 25, 2023, 13 pages. [cited by applicant]
Chu, James, “Application of ET Techniques,” IEEE Microwave Magazine, Book/Software Reviews, URL: https:// eeexplore.ieee.org/stamp/stamp.jsp?arnumber=7153054, Jul. 10, 2015, pp. 98-102 [cited by applicant]
He, Jingchu, et al., “A 500-W High Efficiency LDMOS Classical Three-way Doherty Amplifier for Base-Station Applications,” International Microwave Symposium, May 22, 2016, 4 pages. [cited by applicant]
Moronval, X. et al., “A 100 W Multi-Band Four-Way Integrated Doherty Amplifier,” IEEE MTT-S International Microwave Symposium (IMS), San Francisco, CA, 2016, 3 pages. [cited by applicant]
Pelk, Marco J., et al., “A High-Efficiency 100-W GaN Three-Way Doherty Amplifier for Base-Station Applications,” IEEE Transactions on Microwave Theory and Techniques, vol. 56, No. 7, Jul. 2008, pp. 1582-1591. [cited by applicant]
Srirattana, Nuttapong, et al., “Analysis and Design of a High-Efficiency Multistage Doherty Power Amplifier for Wireless Communications,” IEEE Transactions on Microwave Theory and Techniques, vol. 53, No. 3, Mar. 2005, … [cited by applicant]
Yao, Jincong, et al., “A Novel Four Stage 200W Doherty Power Amplifier for DVB-T Transmitter,” International Conference on Microwave and Millimeter Wave Technology (ICMMT), IEEE, Shenzhen, 2012, 3 pages. [cited by applicant]
Examination Report for African Regional Intellectual Property Organization Patent Application No. AP/P/2019/011973, mailed Jun. 21, 2021, 4 pages. [cited by applicant]
Examination Report No. 1 for Australian Patent Application No. 2017423697, mailed Jun. 9, 2020, 4 pages. [cited by applicant]
Office Action for Canadian Patent Application No. 3066643, mailed Feb. 9, 2021, 4 pages. [cited by applicant]
Office Action for Canadian Patent Application No. 3066643, mailed Oct. 27, 2021, 4 pages. [cited by applicant]
Office Action for Colombian Patent Application No. NC2019/0012073, mailed Nov. 26, 2021, 18 pages. [cited by applicant]
Extended European Search Report for European Patent Application No. 17918391.8, mailed Feb. 2, 2021, 9 pages. [cited by applicant]
Examination Report for European Patent Application No. 17918391.8, mailed Aug. 30, 2021, 4 pages. [cited by applicant]
Examination Report for Indian Patent Application No. 201947048270, mailed Oct. 8, 2021, 6 pages. [cited by applicant]
Notice of Reasons for Rejection for Japanese Patent Application No. 2019-565377, mailed Jan. 12, 2021, 5 pages. [cited by applicant]
Notice of Reasons for Rejection for Japanese Patent Application No. 2019-565377, mailed Sep. 14, 2021, 6 pages. [cited by applicant]
Notification of Reason for Refusal for Korean Patent Application No. 10-2019-7033839, mailed May 27, 2021, 7 pages. [cited by applicant]
Official Action for Russian Patent Application No. 2019138620, mailed Jun. 5, 2020, 11 pages. [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/CN2017/093777, mailed Apr. 25, 2018, 10 pages. [cited by applicant]
Non-Final Office Action for U.S. Appl. No. 16/617,204, mailed Dec. 9, 2020, 6 pages. [cited by applicant]
Final Office Action for U.S. Appl. No. 16/617,204, mailed Apr. 19, 2021, 8 pages. [cited by applicant]
Advisory Action for U.S. Appl. No. 16/617,204, mailed Jul. 27, 2021, 3 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 16/617,204, mailed Sep. 21, 2021, 6 pages. [cited by applicant]
Decision to Grant for Japanese Patent Application No. 2019-565377, mailed May 17, 2022, 5 pages. [cited by applicant]
Second Office Action for Chinese Patent Application No. 201780091356.2, mailed Jul. 29, 2023, 22 pages. [cited by applicant]
Decision to Refuse for European Patent Application No. 17918391.8, mailed Jun. 20, 2023, 12 pages. [cited by applicant]