IP Library Granted Patent US 12,368,532
Granted Patent B2
US 12,368,532 · App. 17/820,228 · Granted Jul 22, 2025

MIRS for unlicensed bands

Inventors: Amit Bar-Or Tillinger (Tel-Aviv, IL); Gideon Shlomo Kutz (Ramat Hasharon, IL); Assaf Touboul (Netanya, IL); Tal Oved (Modiin, IL)
Assignee: QUALCOMM Incorporated
H04L1/16H04L1/0003H04L1/0036H04L5/0055
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,368,532
App. No.
17/820,228
Granted
Jul 22, 2025
Kind
B2
Abstract

A network node may identify a single first packet size associated with a plurality of packets. The network node may transmit the plurality of packets to a UE based on a MIRS. Each packet in the plurality of packets may be associated with the single first packet size. The UE may decode the plurality of packets based on the MIRS. Each packet in the plurality of packets may include a first number of systematic bits and a second number of parity bits. The first number of systematic bits may be associated with a first cyclic buffer at the network node. The second number of parity bits may be associated with a second cyclic buffer at the network node.

Claims (43)

1. An apparatus for wireless communication at a user equipment (UE), comprising:

memory; and

at least one processor coupled to the memory and, based at least in part on information stored in the memory, the at least one processor is configured to:

receive a plurality of packets from a network node, each packet in the plurality of packets being associated with a single first packet size, wherein each packet in the plurality of packets includes a first number of systematic bits and a second number of parity bits; and

decode the plurality of packets based on a multiple incremental redundancy scheme (MIRS).

2. The apparatus of claim 1 , wherein the first number of systematic bits are associated with a first cyclic buffer at the network node, and the second number of parity bits are associated with a second cyclic buffer at the network node.

3. An apparatus for wireless communication at a user equipment (UE), comprising:

memory; and

at least one processor coupled to the memory and, based at least in part on information stored in the memory, the at least one processor is configured to:

receive a plurality of packets from a network node, each packet in the plurality of packets being associated with a single first packet size;

decode the plurality of packets based on a multiple incremental redundancy scheme (MIRS);

transmit an indication of a decrease in reception quality to the network node; and

receive a repetition of a transmission of a slot or a code block associated with the plurality of packets from the network node based on the decrease in the reception quality.

4. The apparatus of claim 3 , wherein the decrease in the reception quality is identified based on at least one of a signal-to-noise ratio (SNR), a channel capacity, an average log-likelihood ratio (LLR), or a mutual information.

5. The apparatus of claim 1 , wherein the plurality of packets is associated with a code rate.

6. The apparatus of claim 1 , further comprising a transceiver coupled to the at least one processor.

7. A method of wireless communication at a user equipment (UE), comprising:

receiving a plurality of packets from a network node, each packet in the plurality of packets being associated with a single first packet size, wherein each packet in the plurality of packets includes a first number of systematic bits and a second number of parity bits; and

decoding the plurality of packets based on a multiple incremental redundancy scheme (MIRS).

8. The method of claim 7 , wherein the first number of systematic bits are associated with a first cyclic buffer at the network node, and the second number of parity bits are associated with a second cyclic buffer at the network node.

9. The method of claim 7 , further comprising:

transmitting an indication of a decrease in reception quality to the network node; and

receiving a repetition of a transmission of a slot or a code block associated with the plurality of packets from the network node based on the decrease in the reception quality.

10. The method of claim 9 , wherein the decrease in the reception quality is identified based on at least one of a signal-to-noise ratio (SNR), a channel capacity, an average log-likelihood ratio (LLR), or a mutual information.

11. The method of claim 7 , wherein the plurality of packets is associated with a code rate.

12. An apparatus for wireless communication at a network node, comprising:

memory; and

at least one processor coupled to the memory and, based at least in part on information stored in the memory, the at least one processor is configured to:

identify a single first packet size associated with a plurality of packets;

transmit the plurality of packets to a user equipment (UE) based on a multiple incremental redundancy scheme (MIRS), each packet in the plurality of packets being associated with the single first packet size;

switch, during a first time window, between a plurality of frequency segments for transmission to the UE based on a first frequency hopping scheme;

receive, during the first time window, a plurality of acknowledgements (ACKs) or negative ACKs (NACKs) (ACK/NACKs) from the UE;

identify a second frequency hopping scheme based on statistics associated with the plurality of ACK/NACKs; and

switch, subsequent to the first time window, between the plurality of frequency segments for transmission to the UE based on the second frequency hopping scheme.

13. The apparatus of claim 12 , wherein each packet in the plurality of packets includes a first number of systematic bits and a second number of parity bits.

14. The apparatus of claim 13 , wherein the first number of systematic bits are associated with a first cyclic buffer at the network node, and the second number of parity bits are associated with a second cyclic buffer at the network node.

15. The apparatus of claim 12 , the at least one processor being further configured to:

receive an indication of a decrease in reception quality from the UE; and

transmit a repetition of a transmission of a slot or a code block associated with the plurality of packets to the UE based on the decrease in the reception quality.

16. The apparatus of claim 15 , wherein the decrease in the reception quality is based on at least one of a signal-to-noise ratio (SNR), a channel capacity, an average log-likelihood ratio (LLR), or a mutual information.

17. The apparatus of claim 12 , wherein a frequency segment in the plurality of frequency segments is switched to with a higher probability based on the second frequency hopping scheme if the frequency segment is less likely to be associated with NACKs based on the statistics associated with the plurality of ACK/NACKs.

18. The apparatus of claim 12 , wherein the plurality of packets is associated with a code rate.

19. The apparatus of claim 12 , further comprising a transceiver coupled to the at least one processor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2023
From: BAR-OR TILLINGER, AMIT; KUTZ, GIDEON SHLOMO; TOUBOUL, ASSAF; OVED, TAL
To: QUALCOMM INCORPORATED
Reel/Frame 062553/0817 →
Continuity (1)
Related Publication 20240063948A1 · Feb 22, 2024
References Cited (17)
US 11581984B2 · Kutz et al. · 2023 [cited by applicant]
US 11616597B1 · Kutz et al. · 2023 [cited by applicant]
US 11792792B2 · Oved et al. · 2023 [cited by applicant]
US 11909474B2 · Kutz et al. · 2024 [cited by applicant]
US 11956073B2 · Oved et al. · 2024 [cited by applicant]
US 12184425B2 · Kutz et al. · 2024 [cited by applicant]
US 20060133273A1 · Julian · 2006 [cited by examiner]
US 20060136790A1 · Julian · 2006 [cited by examiner]
US 20200350967A1 · Xu · 2020 [cited by examiner]
US 20220368387A1 · Kutz · 2022 [cited by examiner]
US 20220376854A1 · Kutz · 2022 [cited by examiner]
US 20230070440A1 · Frish · 2023 [cited by examiner]
US 20230224092A1 · Kutz et al. · 2023 [cited by applicant]
US 20230397188A1 · Bar-Or Tillinger et al. · 2023 [cited by applicant]
US 20240259246A1 · Hamidi-Sepehr · 2024 [cited by examiner]
JP 2011517236 · 2011 [cited by examiner]
3GPP TSG RAN WG1 Meeting#80bis, R1-151715 Title: Future CA enhancement to support PUCCH on SCell (Year: 2015). [cited by examiner]