IP Library › Granted Patent US 12,368,896
Granted Patent B2
US 12,368,896 · App. 17/926,558 · Granted Jul 22, 2025

Method, apparatus, and articles of manufacture to generate packed video frames for a volumetric video bitstream and an immersive video bitstream

Inventors: Jill Boyce (Portland, OR); Basel Salahieh (Santa Clara, CA)
Assignee: Intel Corporation
H04N19/70H04N19/172H04N19/597
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,368,896
App. No.
17/926,558
Granted
Jul 22, 2025
Kind
B2
Abstract

Methods, apparatus, systems and articles of manufacture to generate packed video frames are disclosed. A video encoding system disclosed herein includes a configuration determiner to create a packed video frame layout that includes regions into which video components are to be placed. The system also includes a frame generator to form packed video frames that include the video components placed into different regions. The encoding system further includes a frame information generator that generates packed video frame information that identifies characteristics of the packed video frame including (i) the identities of regions included in the packed video frame layout, (ii) types of video components included in the regions, or iii) information identifying the locations and dimensions of the regions. A video encoder of the encoding system encodes the frames and includes the packed video frame information to signal the inclusion of the packed video frames in the encoded bitstream.

Claims (52)

1. A volumetric video encoding system comprising:

interface circuitry;

machine readable instructions; and

at least one processor circuit to be programmed based on the machine readable instructions to:

form a packed video frame that includes video components placed into different regions of the packed video frame based on a packed video frame layout, the packed video frame to be a single packed video frame including a first region associated with a first atlas and a second region associated with a second atlas, the second region different from the first region, the second atlas different from the first atlas;

generate packed video frame information identifying characteristics of the packed video frame, the packed video frame information including a first identifier to identify the first atlas associated with the first region of the packed video frame and a second identifier to identify the second atlas associated with the second region of the packed video frame; and

encode the packed video frame in an encoded bitstream, the encoded bitstream to include the packed video frame information, the packed video frame information to signal the inclusion of the packed video frame in the encoded bitstream.

2. The volumetric video encoding system of claim 1 , wherein the video components include at least one of auxiliary data, attribute data, geometry data, or occupancy data.

3. The volumetric video encoding system of claim 1 , wherein the regions of the packed video frame are non-overlapping, and the packed video frame information further includes information identifying respective types of video components associated with respective ones of the regions.

4. The volumetric video encoding system of claim 1 , wherein the video components in the packed video frame have a same bit depth.

5. The volumetric video encoding system of claim 1 , wherein one or more of the at least one processor circuit is to verify that a constraint on a number of decoders to be used to decode the encoded bitstream is not violated.

6. The volumetric video encoding system of claim 1 , wherein one or more of the at least one processor circuit is to:

identify (i) regions of the packed video frame that can be decoded independently and (ii) corresponding region identifiers;

generate a message including the region identifiers and indicating that the regions corresponding to the region identifiers can be decoded independently; and

multiplex the message with the encoded bitstream for transmission to a decoder.

7. One or more non-transitory computer readable media comprising instructions to cause at least one processor circuit to at least:

form a packed video frame that includes video component data placed into different regions of the packed video frame based on a packed video frame layout, the video component data including attribute data, geometry data and occupancy data, the packed video frame to be a single packed video frame having a first region including at least a portion of the attribute data of a first atlas, a second region including at least a portion of the geometry data of the first atlas, and a third region including at least a portion of the occupancy data of the first atlas;

generate packed video frame information identifying characteristics of the packed video frame; and

encode the packed video frame in an encoded bitstream, the encoded bitstream to include the packed video frame information, the packed video frame information to signal the inclusion of the packed video frame in the encoded bitstream.

8. The one or more non-transitory computer readable media of claim 7 , wherein the video component data incudes auxiliary data.

9. The one or more non-transitory computer readable media of claim 7 , wherein the regions of the packed video frame are non-overlapping, and the packed video frame information further includes information identifying respective video component data types associated with respective ones of the regions.

10. The one or more non-transitory computer readable media of claim 7 , wherein the video component data placed into the packed video frame has a same bit depth.

11. The one or more non-transitory computer readable media of claim 7 , wherein the instructions are to cause one or more of the at least one processor circuit to verify that a constraint on a number of decoders to be used to decode the encoded bitstream is not violated.

12. The one or more non-transitory computer readable media of claim 7 , wherein the instructions are to cause one or more of the at least one processor circuit to:

identify (i) regions of the packed video frame that can be decoded independently and (ii) corresponding region identifiers;

generate a message including the region identifiers and indicating that the regions corresponding to the region identifiers can be decoded independently; and

multiplex the message with the encoded bitstream for transmission to a decoder.

13. The one or more non-transitory computer readable media of claim 7 , wherein the instructions are to cause one or more of the at least one processor circuit to:

identify regions of the packed video frame that can be decoded independently;

generate a message identifying the regions of the packed video frame to be decoded independently; and

multiplex the message with the encoded bitstream for transmission to a decoder.

14. A volumetric video decoding system comprising:

interface circuitry;

machine readable instructions; and

at least one processor circuit to be programmed based on the machine readable instructions to:

extract packed video frame information from a bitstream including a packed video frame, the packed video frame information to include information to identify regions of the packed video frame;

decode the regions of the packed video frame based on the packed video frame information, the regions of the packed video frame including a first region, a second region and a third region, the first region of the packed video frame including attribute data of a first atlas, the second region of the packed video frame including geometry data of the first atlas, and the third region of the packed video frame including occupancy data of the first atlas; and

map, based on the packed video frame information, the regions of the packed video frame to at least a portion of a volumetric video sequence to be rendered.

15. The volumetric video decoding system of claim 14 , wherein respective ones of the regions include respective video component data types, the video component data types to include an attribute data type, a geometry data type, and an occupancy data type.

16. The volumetric video decoding system of claim 14 , wherein the regions of the packed video frame are non-overlapping, and the packed video frame information includes information identifying respective video component data types associated with respective ones of the regions, and at least one of an atlas identifier or an atlas tile identifier.

17. The volumetric video decoding system of claim 14 , wherein one or more of the at least one processor circuit is to extract a message from the bitstream, the message to include supplemental enhancement information having region identifiers, ones of the regions corresponding to the region identifiers to be coded independently.

18. The volumetric video decoding system of claim 17 , wherein one or more of the at least one processor circuit is to determine a size and a location of a first one of the regions to be coded independently based on a tile index included in the packed video frame information.

19. The volumetric video decoding system of claim 17 , wherein one or more of the at least one processor circuit is to determine a size and a location of a first one of the regions to be coded independently based on a sub-picture identifier included in the packed video frame information.

20. A volumetric video decoding method comprising:

extracting, by at least one processor circuit programmed based on at least one instruction, packed video frame information from a bitstream including a packed video frame, the packed video frame information including information to identify regions of the packed video frame;

decoding the regions of the packed video frame based on the packed video frame information, the regions of the packed video frame including a first region and a second region, the first region of the packed video frame associated with a first atlas, the second region of the packed video frame associated with a second atlas, the second atlas different from the first atlas; and

mapping, based on the packed video frame information, the regions of the packed video frame to at least a portion of a volumetric video sequence to be rendered.

21. The volumetric video decoding method of claim 20 , wherein respective ones of the regions include respective video component data types, the video component data types to include at least one of an auxiliary data type, an attribute data type, a geometry data type, or an occupancy data type.

22. The volumetric video decoding method of claim 20 , wherein the regions of the packed video frame are non-overlapping, and the packed video frame information includes information identifying respective video component data types associated with respective ones of the regions, and at least one of an atlas identifier or an atlas tile identifier.

23. The volumetric video decoding method system of claim 20 , including extracting a message from the bitstream, the message including supplemental enhancement information having region identifiers, ones of the regions corresponding to the region identifiers to be coded independently.

24. The volumetric video decoding method of claim 20 , including determining a size and a location of a first one of the regions to be coded independently based on a tile index included in the packed video frame information.

25. The volumetric video decoding method of claim 20 , including determining a size and a location of a first one of the regions to be coded independently based on a sub-picture identifier included in the packed video frame information.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 4, 2023
From: BOYCE, JILL; SALAHIEH, BASEL
To: INTEL CORPORATION
Reel/Frame 062956/0084 →
Continuity (2)
Provisional Application 63040369 · Jun 17, 2020
Related Publication 20230209091A1 · Jun 29, 2023
References Cited (23)
US 20190373245A1 · Lee · 2019 [cited by examiner]
US 20190379856A1 · Hur et al. · 2019 [cited by applicant]
US 20200045290A1 · Ruhm et al. · 2020 [cited by applicant]
US 20200286283A1 · Takahashi · 2020 [cited by applicant]
US 20200288171A1 · Hannuksela et al. · 2020 [cited by applicant]
US 20230224447A1 · Ward · 2023 [cited by examiner]
US 20230224501A1 · Chupeau · 2023 [cited by examiner]
EP 3562159 · 2019 [cited by applicant]
EP 3562159A1 · 2019 [cited by examiner]
JP H11313319A · 1999 [cited by applicant]
JP 2018078620A · 2018 [cited by applicant]
JP 2019054417A · 2019 [cited by applicant]
WO 2019006221A1 · 2019 [cited by applicant]
WO 2019008221 · 2019 [cited by applicant]
WO 2019131778A1 · 2019 [cited by applicant]
WO 2019199415 · 2019 [cited by applicant]
International Searching Authority, “International Search Report,” malled in connection with International Patent Application No. PCT/US2020/067066, on Apr. 16, 2021, 3 pages. [cited by applicant]
International Searching Authority, “Written Opinion,” mailed in connection with International Patent Application No. PCT/US2020/067066, on Apr. 16, 2021, 7 pages. [cited by applicant]
Patent Cooperation Treaty, “International Preliminary Report on Patentability,” issued in connection with International Appl. No. PCT/US2020/067066, dated Dec. 13, 2022, 8 pages. [cited by applicant]
Japanese Patent Office, “Notice of Reasons for Refusal,” issued in connection with Japanese Patent Application No. 2022-561115, dated Oct. 1, 2024, 8 pages. [English Translation Included]. [cited by applicant]
Japanese Patent Office, “Search Report by Registered Search Organization,” issued in connection with Japanese Patent Application No. 2022-561115, dated Sep. 25, 2024, 40 pages. [English Translation Included]. [cited by applicant]
“Carriage of V3C / MIV data in VVC/HEVC/AVC SEI message”, JVET-U (Jan. 5, 2021), Jan. 5, 2021, 5 pages. [cited by applicant]
Japanese Patent Office, “Decision to Grant a Patent,” issued in connection with Japanese Patent Application No. 2022-561115, dated Jan. 21, 2025, 5 pages. [English Translation Included]. [cited by applicant]