IP Library › Granted Patent US 12,369,467
Granted Patent B2
US 12,369,467 · App. 17/788,755 · Granted Jul 22, 2025

Flexible array substrate and display apparatus

Inventors: Yuhan Qian (Beijing, CN); Libin Liu (Beijing, CN); Long Han (Beijing, CN); Fangxu Cao (Beijing, CN); Pinfan Wang (Beijing, CN); Yang Yu (Beijing, CN); Wenqiang Li (Beijing, CN); Zubin Lv (Beijing, CN); Li Jia (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., LTD.
H10K59/131H10D86/411H10D86/441H10D86/60H10K50/84H10K59/1213H10K59/1216H10K77/111H10K59/873
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,369,467
App. No.
17/788,755
Granted
Jul 22, 2025
Kind
B2
Abstract

A flexible array substrate includes at least one stretchable region; wherein the flexible array substrate is provided with a plurality of through holes within the stretchable region, and the plurality of through holes divide the stretchable region into a pixel island area for displaying and a bridging area for signal transmission; the bridging area includes a source-drain bridging area. The flexible array substrate, in the source-drain bridging area, includes: a base substrate, a first source-drain metal layer, a first insulating material layer, a second source-drain metal layer, a second insulating material layer, and an encapsulation layer that are sequentially stacked.

Claims (36)

1. A flexible array substrate, comprising at least one stretchable region; wherein the flexible array substrate is provided with a plurality of through holes within the stretchable region, and the plurality of through holes divide the stretchable region into a pixel island area for displaying and a bridging area for signal transmission; the bridging area comprises a source-drain bridging area, and the flexible array substrate, in the source-drain bridging area, comprises:

a base substrate;

a first source-drain metal layer, provided on one side of the base substrate, and comprising a plurality of first source-drain leads;

a first insulating material layer, provided on one side of the first source-drain metal layer away from the base substrate;

a second source-drain metal layer, provided on one side of the first insulating material layer away from the base substrate; wherein the second source-drain metal layer comprises a plurality of second source-drain leads, and a number of the second source-drain leads is less than a number of the first source-drain leads;

a second insulating material layer, provided on one side of the second source-drain metal layer away from the base substrate; wherein the second insulating material layer is provided with a plurality of isolation grooves, and an orthographic projection of the isolation grooves on the second source-drain metal layer isolates the second source-drain leads and the through holes; and

an encapsulation layer, provided on one side of the second insulating material layer away from the base substrate.

2. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, a minimum distance between an orthographic projection of the second source-drain leads on the second insulating material layer and the isolation grooves is not less than a distance between two adjacent second source-drain leads.

3. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, a width of the isolation grooves is not greater than twice a distance between two adjacent second source-drain leads.

4. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, a width of the isolation grooves is equal to 0.9-1.1 times a distance between two adjacent second source-drain leads; more than one of the isolation grooves are provided between one of the second source-drain leads and one of the through holes adjacent thereto, and a distance between two adjacent isolation grooves is equal to 0.9-1.1 times the distance between two adjacent second source-drain leads.

5. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, a distance between two adjacent second source-drain leads is not greater than 2 times a width of the second source-drain leads.

6. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, the second source-drain leads are arranged at equal intervals; two adjacent through holes in the source-drain bridging area are located at a same minimum distance to the second source-drain leads.

7. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, a distance between two adjacent first source-drain leads is not greater than a distance between two adjacent second source-drain leads.

8. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, a minimum distance between an orthographic projection of the first source-drain lead on the second insulating material layer and the isolation groove is not greater than a minimum distance between an orthographic projection of the second source-drain lead on the second insulating material layer and the isolation groove.

9. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, an orthographic projection of the first source-drain lead on the second insulating material layer at least partially overlaps with the isolation groove.

10. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, a minimum distance between an orthographic projection of the first source-drain lead on the second insulating material layer and the isolation groove is 1.5-2.7 μm; a minimum distance between an orthographic projection of the second source-drain lead on the second insulating material layer and the isolation groove is 4.5-6.0 μm.

11. The flexible array substrate according to claim 1 , wherein a number of the first source-drain leads is greater than a number of the second source-drain leads by 1 or 2.

12. The flexible array substrate according to claim 1 , wherein a width of an end of the isolation groove away from the base substrate is smaller than a width of another end of the isolation groove close to the base substrate.

13. The flexible array substrate according to claim 1 , wherein, in the source-drain bridging area, an extending direction of the first source-drain lead is parallel or perpendicular to an extending direction of the through hole; and an extending direction of the second source-drain lead is parallel or perpendicular to the extending direction of the through hole.

14. The flexible array substrate according to claim 1 , wherein the pixel island area comprises a plurality of sub-pixels; a size of any one of the sub-pixels along a row direction is a first size, a distance between two adjacent second source-drain leads in the source-drain bridging area is a second size, and the first size is larger than the second size.

15. The flexible array substrate according to claim 1 , wherein the through holes comprise a first strip hole extending in a row direction and a second strip hole extending in a column direction; and the source-drain bridging area is located between a widthwise end of the first strip hole and a lengthwise side of the second strip hole.

16. The flexible array substrate according to claim 15 , wherein the pixel island area is located between two adjacent first strip holes, and is located between two adjacent second strip holes; the pixel island area comprises four pixels, and any one of the pixels comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel.

17. The flexible array substrate according to claim 16 , wherein, in the pixel island area, the four pixels are formed into two pixel rows, and any one of the pixel rows comprises two pixels arranged along the row direction; and

wherein, in any one of the pixel rows, a pixel electrode of the blue sub-pixel and a pixel electrode of the red sub-pixel are arranged along the row direction, and are located at one side of a pixel electrode of the green sub-pixel away from another one of the pixel rows.

18. The flexible array substrate according to claim 1 , wherein the flexible array substrate comprises a plurality of sub-pixels provided in an array in the pixel island area, any one of the sub-pixels comprises a pixel driving circuit and a pixel electrode electrically connected to the pixel driving circuit; and the pixel driving circuit comprises a storage capacitor, a first thin film transistor, a second thin film transistor, a third thin film transistor, a fourth thin film transistor, a fifth thin film transistor, a sixth thin film transistor and a seventh thin film transistor; wherein,

a first end of the first thin film transistor is configured to load an initial signal, a second end of the first thin film transistor is electrically connected to a first electrode plate of the storage capacitor, and a control end of the first thin film transistor is configured to load a reset signal;

a first end of the second thin film transistor is electrically connected to a second end of the third thin film transistor and a first end of the sixth thin film transistor, and a second end of the second thin film transistor is electrically connected to the first electrode plate of the storage capacitor, and a control end of the second thin film transistor is configured to load a scan signal;

a first end of the third thin film transistor is electrically connected to a second end of the fourth thin film transistor and a second end of the fifth thin film transistor, and a control end of the third thin film transistor is electrically connected to the first electrode plate of the storage capacitor;

a first end of the fourth thin film transistor is configured to load a data signal, and a control end of the fourth thin film transistor is configured to load the scan signal;

a first end of the fifth thin film transistor is configured to load a power supply voltage, and a control end of the fifth thin film transistor is configured to load an enable signal;

a second end of the sixth thin film transistor is electrically connected to the pixel electrode, and a control end of the sixth thin film transistor is configured to load the enable signal;

a first end of the seventh thin film transistor is configured to load the initial signal, a second end of the seventh thin film transistor is electrically connected to the pixel electrode, and a control end of the seventh thin film transistor is configured to load the reset signal; and

a second electrode plate of the storage capacitor is configured to load the power supply voltage.

19. The flexible array substrate according to claim 18 , wherein the pixel island area comprises a first pixel driving circuit column, a second pixel driving circuit column, a third pixel driving circuit column, a fourth pixel driving circuit column, a fifth pixel driving circuit column and a sixth pixel driving circuit column arranged in sequence along a preset direction, any one of the first to sixth pixel driving circuit columns comprises a plurality of the pixel driving circuits arranged in a column direction, and the preset direction is parallel to a row direction;

in the source-drain bridging area, the number of the first source-drain leads is five; a first one of the first source-drain leads along the preset direction is configured to load the data signal to the first pixel driving circuit column; a second one of the first source-drain leads along the preset direction is configured to load the data signal to the second pixel driving circuit column; and a fourth one of the first source-drain leads along the preset direction is configured to load the data signal to the fifth pixel driving circuit column.

20. A display apparatus comprising the flexible array substrate according to claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 24, 2022
From: QIAN, YUHAN; LIU, LIBIN; HAN, LONG; CAO, FANGXU; WANG, PINFAN; YU, YANG; LI, WENQIANG; LV, ZUBIN; JIA, LI
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 060298/0706 →
Priority Claims (1)
CN 202010711869.2 · Jul 22, 2020 · national
Continuity (1)
Related Publication 20230031474A1 · Feb 2, 2023
References Cited (20)
US 10121842B2 · Lee et al. · 2018 [cited by applicant]
US 10684716B2 · Zhai · 2020 [cited by applicant]
US 10777630B2 · Lee et al. · 2020 [cited by applicant]
US 20160190389A1 · Lee · 2016 [cited by examiner]
US 20160211486A1 · Ohyama et al. · 2016 [cited by applicant]
US 20190074345A1 · Lee et al. · 2019 [cited by applicant]
US 20190107911A1 · Zhai · 2019 [cited by applicant]
US 20200119127A1 · Tian · 2020 [cited by examiner]
US 20200350392A1 · Lee et al. · 2020 [cited by applicant]
US 20220238630A1 · Yang · 2022 [cited by examiner]
CN 109189265A · 2019 [cited by applicant]
CN 109920803A · 2019 [cited by applicant]
CN 110246868A · 2019 [cited by applicant]
CN 110459571A · 2019 [cited by applicant]
CN 110783348A · 2020 [cited by applicant]
CN 111244322A · 2020 [cited by applicant]
CN 111261693A · 2020 [cited by applicant]
CN 210892787U · 2020 [cited by applicant]
CN 210897287U · 2020 [cited by applicant]
English Translation of International Search Report and Written Opinion from PCT/CN2021/099842 dated Aug. 26, 2021. [cited by applicant]