IP Library Granted Patent US 12,374,668
Granted Patent B2
US 12,374,668 · App. 17/573,619 · Granted Jul 29, 2025

Tiled display

Inventors: Yong Hoon Yang (Hwaseong-si, KR); Young Jun Kim (Hwaseong-si, KR); Hyun Young Jung (Hwaseong-si, KR); Seon Hwa Choi (Seongnam-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L25/13H10H20/01H10H20/821H10H20/84H10H20/852H10H20/857H10H29/142H10H20/0362H10H20/0364
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,374,668
App. No.
17/573,619
Granted
Jul 29, 2025
Kind
B2
Abstract

A tiled display includes a plurality of display devices, where a display area and a non-display area surrounding the display area are defined in each of the plurality of display devices, and a pad area is defined in the non-display area. The plurality of display devices includes a first display device and a second display device disposed adjacent to the first display device in a first direction, and the pad area of the first display device overlaps the display area of the second display device in a thickness direction.

Claims (84)

1. A tiled display comprising:

a plurality of display devices, wherein a display area and a non-display area surrounding the display area are defined in each of the plurality of display devices, and a pad area is defined in the non-display area,

wherein the plurality of display devices comprises a first display device and a second display device disposed adjacent to the first display device in a first direction,

wherein the pad area of the first display device overlaps the display area of the second display device in a thickness direction,

wherein each of the first display device and the second display device comprises a display element layer that is planar,

wherein the display element layer of the first display device at least partially overlaps the display element layer of the second display device along the first direction, and

wherein the first direction is perpendicular to the thickness direction,

wherein the first display device comprises a substrate unit disposed across the display area and the non-display area, the display element layer of the first display device being disposed on the substrate unit in the display area,

wherein the substrate unit comprises a first substrate and a second substrate disposed between the first substrate and the display element layer, and

wherein the first substrate of the first display device overlaps the display element layer of the second display device along the thickness direction and the second substrate of the first display device does not overlap the display element layer of the second display device along the thickness direction.

2. The tiled display of claim 1 ,

wherein the non-display area is located on each of one side and an opposite side of each of the plurality of display devices, which are opposite to each other in the first direction, and

wherein the non-display area located on the one side comprises the pad area, and

a width of the non-display area located on the one side in the first direction is greater than a width of the non-display area located on the opposite side in the first direction.

3. The tiled display of claim 2 ,

wherein the first display device further comprises:

a sealing member disposed across the display area and the non-display area to seal the display element layer; and

a pad electrode disposed on the substrate unit in the pad area,

wherein a side surface of the first substrate and a side surface of the second substrate, which are on a same side as each other, are not aligned with each other in a thickness direction.

4. The tiled display of claim 3 , wherein the side surface of the first substrate protrudes from the side surface of the second substrate in the first direction.

5. The tiled display of claim 4 , wherein the pad electrode is disposed on a part of an upper surface of the first substrate protruding from the second substrate in the first direction.

6. The tiled display of claim 5 ,

wherein the first display device further comprises a signal connection line electrically connecting the pad electrode to the display element layer, and

wherein the signal connection line is disposed on the part of the upper surface of the first substrate protruding from the second substrate in the first direction, on the first side surface of the second substrate, and on an upper surface of the second substrate.

7. The tiled display of claim 3 , wherein the first display device further comprises a chip-on film electrically connected to the pad electrode,

wherein a driver is disposed on the chip-on film,

wherein the chip-on film includes one end overlapping the pad electrode in the thickness direction and an opposite end disposed under the first substrate, and

wherein the first display device further comprises a printed circuit board connected to the opposite end of the chip-on film.

8. The tiled display of claim 1 ,

wherein the second display device comprises:

a substrate unit disposed across the display area and the non-display area, the display element layer of the second display device being on the substrate unit of the second display device disposed in the display area;

a sealing member disposed across the display area and the non-display area to seal the display element layer; and

a pad electrode disposed on the substrate unit in the pad area,

wherein the substrate unit of the second display device comprises a first substrate and a second substrate disposed between the first substrate of the second display device and the display element layer of the second display device,

wherein a side surface of the first substrate of the second display device and a side surface of the second substrate of the second display device, which are on a same side as each other, are not aligned with each other in a thickness direction, and

wherein the side surface of the second substrate of the second display device protrudes from the side surface of the first substrate of the second display device in the first direction.

9. The tiled display of claim 8 , wherein a part of the second substrate of the second display device protruding from the first substrate of the second display device in the first direction overlaps the pad electrode of the first display device in the thickness direction.

10. The tiled display of claim 9 ,

wherein a lower surface of the second substrate of the first display device and a lower surface of the second substrate of the second display device are not located at a same level as each other, and

wherein the lower surface of the second substrate of the second display device is located higher than the lower surface of the second substrate of the first display device by a predetermined height.

11. The tiled display of claim 1 , wherein the display element layer of the first display device and the display element layer of the second display device are spaced apart along the first direction.

12. A tiled display comprising:

a plurality of display devices, wherein a display area and a non-display area surrounding the display area are defined in each of the plurality of display devices,

wherein the plurality of display devices comprises a first display device and a second display device located adjacent to the first display device in a first direction,

wherein the non-display area is located on one side and an opposite side of each of the plurality of display devices, which are opposite to each other in the first direction,

wherein a width of the non-display area located on the one side in the first direction is greater than a width of the non-display area located on the opposite side in the first direction,

wherein the non-display area located on the one side of the first display device overlaps the display area of the second display device in a thickness direction,

wherein the first display device comprises:

a substrate unit disposed across the display area and the non-display area;

a display element layer disposed on the substrate unit in the display area;

a sealing member disposed across the display area and the non-display area to seal the display element layer; and

a conductive pattern disposed on the substrate unit in the non-display area located on the one side thereof,

wherein the substrate unit comprises a first substrate and a second substrate disposed between the first substrate and the display element layer,

wherein a side surface of the first substrate and a side surface of the second substrate, which are on a same side as each other, are not aligned with each other in the thickness direction,

wherein the side surface of the first substrate is inclined with respect to a lower surface of the first substrate, and the side surface of the second substrate is inclined with respect to a lower surface of the second substrate,

wherein the second display device comprises a display element layer,

wherein the display element layer of each of the first display device and the second display device is planar,

wherein the display element layer of the first display device at least partially overlaps the display element layer of the second display device along the first direction, and

wherein the first direction is perpendicular to the thickness direction, and

wherein the first substrate of the first display device overlaps the display element layer of the second display device along the thickness direction and the second substrate of the first display device does not overlap the display element layer of the second display device along the thickness direction.

13. The tiled display of claim 12 , wherein the side surface of the first substrate protrudes from the side surface of the second substrate in the first direction.

14. The tiled display of claim 13 , wherein the conductive pattern is disposed on the side surface of the first substrate, on a part of an upper surface of the first substrate protruding from the second substrate in the first direction, on the side surface of the second substrate, and on an upper surface of the second substrate.

15. The tiled display of claim 14 , wherein the first display device further comprises a printed circuit board electrically connected to the conductive pattern, and

wherein the printed circuit board is disposed under the first substrate.

16. The tiled display of claim 12 , wherein the display element layer of the first display device and the display element layer of the second display device are spaced apart along the first direction.

17. A tiled display comprising:

a plurality of display devices, wherein a display area and a non-display area surrounding the display area are defined in each of the plurality of display devices,

wherein the plurality of display devices comprises a first display device and a second display device located adjacent to the first display device in a first direction,

wherein the non-display area is located on one side and an opposite side of each of the plurality of display devices, which are opposite to each other in the first direction,

wherein a width of the non-display area located on the one side in the first direction is greater than a width of the non-display area located on the opposite side in the first direction,

wherein the non-display area located on the one side of the first display device overlaps the display area of the second display device in a thickness direction,

wherein the first display device comprises:

a substrate unit disposed across the display area and the non-display area;

a display element layer disposed on the substrate unit in the display area;

a sealing member disposed across the display area and the non-display area to seal the display element layer; and

a conductive pattern disposed on the substrate unit in the non-display area located on the one side thereof,

wherein the substrate unit comprises a first substrate and a second substrate disposed between the first substrate and the display element layer,

wherein a side surface of the first substrate and a side surface of the second substrate, which are on a same side as each other, are not aligned with each other in the thickness direction,

wherein the side surface of the first substrate is inclined with respect to a lower surface of the first substrate, and the side surface of the second substrate is inclined with respect to a lower surface of the second substrate,

wherein the side surface of the first substrate protrudes from the side surface of the second substrate in the first direction,

wherein the conductive pattern is disposed on the side surface of the first substrate, on a part of an upper surface of the first substrate protruding from the second substrate in the first direction, on the side surface of the second substrate, and on an upper surface of the second substrate,

wherein the first display device further comprises a printed circuit board electrically connected to the conductive pattern,

wherein the printed circuit board is disposed under the first substrate, and

wherein an inclination angle of the side of the first substrate with respect to the lower surface of the first substrate and an inclination angle of a side of the second substrate with respect to the lower surface of the second substrate are in a range of about 30 degrees to about 60 degrees.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2023
From: YANG, YONG HOON; KIM, YOUNG JUN; JUNG, HYUN YOUNG; CHOI, SEON HWA
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 063272/0586 →
Priority Claims (1)
KR 10-2021-0003714 · Jan 12, 2021 · national
Continuity (1)
Related Publication 20220223573A1 · Jul 14, 2022
References Cited (16)
US 10332859B2 · Nakamura · 2019 [cited by examiner]
US 20040256977A1 · Aston · 2004 [cited by examiner]
US 20060108915A1 · Cok · 2006 [cited by examiner]
US 20210184076A1 · Kim · 2021 [cited by examiner]
US 20230238420A1 · Kim · 2023 [cited by examiner]
US 20230238481A1 · Kim · 2023 [cited by examiner]
US 20240155269A1 · Yoon · 2024 [cited by examiner]
US 20240155891A1 · Choi · 2024 [cited by examiner]
CN 107871771A · 2018 [cited by examiner]
KR 1020060072737A · 2006 [cited by applicant]
KR 101080224B1 · 2011 [cited by applicant]
KR 1020150111808A · 2015 [cited by applicant]
KR 1020190044015A · 2019 [cited by applicant]
KR 1020190072196A · 2019 [cited by applicant]
KR 1020200064207A · 2020 [cited by applicant]
WO WO2018158660A1 · 2018 [cited by examiner]