IP Library › Granted Patent US 12,380,350
Granted Patent B2
US 12,380,350 · App. 17/490,769 · Granted Aug 5, 2025

Optimizing circuit compiler for trapped-ion quantum computers

Inventor: Yunseong Nam (North Bethesda, MD)
Assignee: IONQ, INC.
G06N10/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,380,350
App. No.
17/490,769
Granted
Aug 5, 2025
Kind
B2
Abstract

A method of performing a computation using a quantum computer includes converting, by a classical computer, a first quantum circuit to a second quantum circuit, wherein the first quantum circuit comprises a conventional gate set and the second quantum circuit comprises a standard trapped-ion gate set, generating a first optimized quantum circuit, which comprises the standard trapped-ion gate set, by adjusting the second quantum circuit, by use of the classical computer, converting, by the classical computer, the first optimized quantum circuit to a third quantum circuit comprising a phase-insensitive trapped-ion gate set, generating a second optimized quantum circuit comprising the phase-insensitive trapped-ion gate set, by adjusting the third quantum circuit, by use of the classical computer, and applying the first and the second optimized quantum circuit on a quantum computer to perform a computation.

Claims (71)

1. A method of performing a computation using a quantum computer, comprising:

converting, by a classical computer, a first quantum circuit to a second quantum circuit, wherein the first quantum circuit comprises a conventional gate set and the second quantum circuit comprises a standard trapped-ion gate set;

generating a first optimized quantum circuit, which comprises the standard trapped-ion gate set, by adjusting the second quantum circuit, by use of the classical computer;

converting, by the classical computer, the first optimized quantum circuit to a third quantum circuit comprising a phase-insensitive trapped-ion gate set;

generating a second optimized quantum circuit comprising the phase-insensitive trapped-ion gate set, by adjusting the third quantum circuit, by use of the classical computer; and

applying the first or the second optimized quantum circuit on a quantum computer to perform a computation.

2. The method of claim 1 , further comprising:

pre-processing the first quantum circuit, prior to the converting the first quantum circuit.

3. The method of claim 1 , wherein the adjusting of the second quantum circuit comprises:

removing [ϕ](π) gates that occur in the second quantum circuit or propagating the [ϕ](π) gates to the end of the second quantum circuit.

4. The method of claim 1 , wherein the adjusting of the second quantum circuit comprises:

combining a [ϕ](π/2) gate with another [ϕ′ ](π/2) gate.

5. The method of claim 1 , wherein the adjusting of the second quantum circuit comprises:

reducing [ϕ][ϕ′](π/2) gate counts.

6. The method of claim 1 , wherein the adjusting of the second quantum circuit comprises:

propagating a SWAP gate to the end of the second quantum circuit.

7. The method of claim 1 , wherein the adjusting of the second quantum circuit comprises:

swapping a ZZ(π/2) gate with a [0][0](π/2) gate.

8. The method of claim 1 , wherein the adjusting of the second quantum circuit set comprises:

further reducing gate counts based on initialization with which the second quantum circuit starts.

9. The method of claim 1 , wherein the adjusting of the second quantum circuit comprises:

further reducing gate counts based on measurement with which the second quantum circuit ends.

10. An ion trap quantum computing system, comprising:

a quantum processor comprising a plurality of qubits, each qubit comprising a trapped ion having two hyperfine states;

one or more lasers configured to emit a first Raman laser beam and a second Raman laser beam, which is provided to trapped ions in the quantum processor;

a classical computer configured to perform operations comprising:

converting a first quantum circuit to a second quantum circuit, wherein the first quantum circuit comprises a conventional gate set and the second quantum circuit comprises a standard trapped-ion gate set;

generating a first optimized quantum circuit, which comprises the standard trapped-ion gate set, by adjusting the second quantum circuit;

converting the first optimized quantum circuit to a third quantum circuit comprising a phase-insensitive trapped-ion gate set; and

generating a second optimized quantum circuit comprising the phase-insensitive trapped-ion gate set, by adjusting the third quantum circuit; and

a system controller configured to execute a control program to control the one or more lasers to perform operations on the quantum processor, the operations comprising:

applying the first or the second optimized quantum circuit on the quantum processor to perform a computation; and

measuring population of qubit states in the quantum processor,

wherein the classical computer is further configured to output the measured population of qubit states in the quantum processor.

11. The ion trap quantum computing system of claim 10 , wherein the operations further comprises:

pre-processing the first quantum circuit, prior to the converting the first quantum circuit.

12. The ion trap quantum computing system of claim 10 , wherein the adjusting of the second quantum circuit comprises:

removing [ϕ](π) gates that occur in the second quantum circuit or propagating the [ϕ](π) gates to the end of the second quantum circuit;

combining a [ϕ](π/2) gate with another [ϕ′ ](π/2) gate;

reducing [ϕ][ϕ′](π/2) gate counts; and

propagating a SWAP gate to the end of the second quantum circuit.

13. The ion trap quantum computing system of claim 10 , wherein the adjusting of the second quantum circuit comprises:

swapping a ZZ(π/2) gate with a [0][0](π/2) gate.

14. The ion trap quantum computing system of claim 10 , wherein the adjusting of the second quantum circuit comprises:

further reducing gate counts based on initialization with which the second quantum circuit starts.

15. The ion trap quantum computing system of claim 10 , wherein the adjusting of the second quantum circuit comprises:

further reducing gate counts based on measurement with which the second second quantum circuit ends.

16. An ion trap quantum computing system, comprising:

a classical computer;

a quantum processor comprising a plurality of qubits, each qubit comprising a trapped ion having two hyperfine states;

a system controller configured to execute a control program to control one or more lasers to perform operations on the quantum processor; and

non-volatile memory having a number of instructions stored therein which, when executed by one or more processors, causes the ion trap quantum computing system to perform operations comprising:

converting, by the classical computer, a first quantum circuit to a second quantum circuit, wherein the first quantum circuit comprises a conventional gate set and the second quantum circuit comprises a standard trapped-ion gate set;

generating a first optimized quantum circuit, which comprises the standard trapped-ion gate set, by adjusting the second quantum circuit, by use of the classical computer;

converting, by the classical computer, the first optimized quantum circuit to a third quantum circuit comprising a phase-insensitive trapped-ion gate set;

generating a second optimized quantum circuit comprising the phase-insensitive trapped-ion gate set, by adjusting the third quantum circuit, by use of the classical computer; and

applying, by the system controller, the first or the second optimized quantum circuit on a quantum computer to perform a computation;

measuring, by the system controller, population of qubit states in the quantum processor; and

outputting, by the classical computer, the measured population of qubit states in the quantum processor.

17. The ion trap quantum computing system of claim 16 , further comprising:

pre-processing the first quantum circuit, prior to the converting the first quantum circuit.

18. The ion trap quantum computing system of claim 16 , wherein the adjusting of the second quantum circuit comprises:

removing [ϕ](π) gates that occur in the second quantum circuit or propagating the [ϕ](π) gates to the end of the second quantum circuit;

combining a [ϕ](π/2) gate with another [ϕ′](π/2) gate;

reducing [ϕ][ϕ′](π/2) gate counts;

propagating a SWAP gate to the end of the second quantum circuit; and

swapping a ZZ(π/2) gate with a [0][0](π/2) gate.

19. The ion trap quantum computing system of claim 16 , wherein the adjusting of the second quantum circuit comprises:

further reducing gate counts based on initialization with which the second quantum circuit starts.

20. The ion trap quantum computing system of claim 16 , wherein the adjusting of the second quantum circuit comprises:

further reducing gate counts based on measurement with which the second quantum circuit ends.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 29, 2021
From: NAM, YUNSEONG
To: IONQ, INC.
Reel/Frame 057961/0018 →
Continuity (3)
Provisional Application 63108786 · Nov 2, 2020
Provisional Application 63086008 · Sep 30, 2020
Related Publication 20220101169A1 · Mar 31, 2022
References Cited (52)
US 20190205784A1 · Monroe · 2019 [cited by examiner]
US 20200184024A1 · Nam · 2020 [cited by examiner]
US 20200218848A1 · Martiel · 2020 [cited by examiner]
US 20200219002A1 · Martiel · 2020 [cited by examiner]
US 20200272926A1 · Chaplin · 2020 [cited by examiner]
US 20200285985A1 · Javadiabhari · 2020 [cited by examiner]
US 20210182096A1 · Walker · 2021 [cited by examiner]
US 20220374390A1 · Chong · 2022 [cited by examiner]
Sivarajah, Seyon, et al. “t| ket: a retargetable compiler for NISQ devices.” Quantum Science and Technology 6.1 (2020): 014003. (Year: 2020). [cited by examiner]
Maslov, Dmitri, and Yunseong Nam. “Use of global interactions in efficient quantum circuit constructions.” New Journal of Physics 20.3 (2018): 033018. (Year: 2018). [cited by examiner]
Nam, Yunseong, et al. “Automated optimization of large quantum circuits with continuous parameters.” npj Quantum Information 4.1 (2018): 23. (Year: 2018). [cited by examiner]
Steane, Andrew M., et al. “Pulsed force sequences for fast phase-insensitive quantum gates in trapped ions.” New Journal of Physics 16.5 (2014): 053049. (Year: 2014). [cited by examiner]
Schäfer, V. M., et al. “Fast quantum logic gates with trapped-ion qubits.” Nature 555.7694 (2018): 75-78. (Year: 2018). [cited by examiner]
Maslov, Dmitri. “Basic circuit compilation techniques for an ion-trap quantum machine.” New Journal of Physics 19.2 (2017): 023035. (Year: 2017). [cited by examiner]
P. W. Shor, Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer. SIAM Rev. 41, 303-332 (1999). [cited by applicant]
L. K. Grover, Quantum mechanics helps in searching for a needle in a haystack. Phys. Rev. Lett. 79, 325-328 (1997). [cited by applicant]
R. P. Feynman, Simulating physics with computers. Int. J. Theor. Phys. 21, 467-488 (1982). [cited by applicant]
Y. Wang, M. Um, J. Zhang, S. An, M. Lyu, J.-N. Zhang, L.-M. Duan, D. Yum, K. Kim, Single-qubit quantum memory exceeding ten-minute coherence time. Nat. Photonics 11, 646-650 (2017). [cited by applicant]
T. P. Harty, D. T. C. Allcock, C. J. Ballance, L. Guidoni, H. A. Janacek, N. M. Linke, D. N. Stacey, D. M. Lucas, High-fidelity preparation, gates, memory, and readout of a trapped-ion quantum bit. Phys. Rev. Lett. 113,… [cited by applicant]
J. P. Gaebler, T. R. Tan, Y. Lin, Y. Wan, R. Bowler, A. C. Keith, S. Glancy, K. Coakley, E. Knill, D. Leibfried, D. J. Wineland, High-fidelity universal gate set for ion qubits. Phys. Rev. Lett. 117, 060505 (2016). [cited by applicant]
C. J. Ballance, T. P. Harty, N. M. Linke, M. A. Sepiol, D. M. Lucas, High-fidelity quantum logic gates using trapped-ion hyperfine qubits. Phys. Rev. Lett. 117, 060504 (2016). [cited by applicant]
N. M. Linke, D. Maslov, M. Roetteler, S. Debnath, C. Figgatt, K. A. Landsman, K. Wright, C. Monroe, Experimental comparison of two quantum computing architectures. Proc. Natl. Acad. Sci. U.S.A. 114, 3305-3310 (2017). [cited by applicant]
D. Maslov, Y. S. Nam, J. Kim, An outlook for quantum computing, Proc. IEEE, 107, 5-10 (2019). [cited by applicant]
Y. Nam, D. Maslov, Low cost quantum circuits for classically intractable instances of the Hamiltonian dynamics simulation problem. npj Quant. Inf. 5, 44 (2019). [cited by applicant]
K. Wright et al., Benchmarking an 11-qubit quantum computer. Nat. Commun. 10, 5464 (2019). [cited by applicant]
K. Mølmer, A. Sørensen, Multiparticle entanglement of hot trapped ions. Phys. Rev. Lett. 82, 1835-1838 (1999). [cited by applicant]
A. Sørensen, K. Mølmer, Quantum computation with ions in thermal motion. Phys. Rev. Lett. 82, 1971-1974 (1999). [cited by applicant]
T. Choi, S. Debnath, T. A. Manning, C. Figgatt, Z.-X. Gong, L.-M. Duan, C. Monroe, Optimal quantum control of multimode couplings between trapped ion qubits for scalable entanglement. Phys. Rev. Lett. 112, 190502 (2014). [cited by applicant]
S.-L. Zhu, C. Monroe, L.-M. Duan, Arbitrary-speed quantum gates within large ion crystals through minimum control of laser beams. Europhys. Lett. 73, 485-491 (2006). [cited by applicant]
C. Figgatt, A. Ostrander, N. M. Linke, K. A. Landsman, D. Zhu, D. Maslov, C. Monroe, Parallel entangling operations on a universal ion trap quantum computer. Nature 572, 368-372 (2019). [cited by applicant]
Y. Lu, S. Zhang, K. Zhang, W. Chen, Y. Shen, J. Zhang, J.-N. Zhang, K. Kim, Scalable global entangling gates on arbitrary ion qubits. Nature 572, 363-367 (2019). [cited by applicant]
S. Beauregard, Circuit for Shor's algorithm using qubits. Quant. Inf. Comp. 3, 175-185 (2003). [cited by applicant]
T. G. Draper, S. A. Kutin, E. M. Rains, K. M. Svore, A logarithmic-depth quantum carry-lookahead adder. Quant. Inf. Comp. 6, 351-369 (2006). [cited by applicant]
D. Maslov, Y. Nam, Use of global interactions in efficient quantum circuit constructions. New J. Phys. 20, 033018 (2018). [cited by applicant]
E. Bernstein, U. Vazirani, Quantum complexity theory, SIAM J. Comput. 26, 1411-1473 (1997). [cited by applicant]
Y. Nam et al., Ground-state energy estimation of the water molecule on a trapped ion quantum computer. npj Quant. Inf. 6, 33 (2020). [cited by applicant]
W. van Dam, S. Hallgren, L. Ip, Quantum algorithms for some hidden shift problems. SIAM J. Comput. 36, 763-778 (2006). [cited by applicant]
R. Blumel, N. Grzesiak, Y. Nam, Power-optimal, stabilized entangling gate between trapped-ion qubits. https://arxiv.org/abs/1905.09292https://arxiv.org/abs/1905.09292 (2019). [cited by applicant]
F. A. Calderon-Vargas, G. S. Barron, X.-H. Deng, A. J. Sigillito, E. Barnes, S. E. Economou, Fast high-fidelity entangling gates in Si double quantum dots. Phys. Rev. B 100, 035304 (2019). [cited by applicant]
L. S. Theis, F. Motzoi, F. K. Wilhelm, M. Saffman, High-fidelity Rydberg-blockade entangling gate using shaped, analytic pulses. Phys. Rev. A 94, 032306 (2016). [cited by applicant]
M. M. Müller, H. R. Haakh, T. Calarco, C. P. Koch, C. Henkel, Prospects for fast Rydberg gates on an atom chip. Quant. Inf. Process. 10, 771-792 (2011). [cited by applicant]
J. M. Gambetta, F. Motzoi, S. T. Merkel, F. K. Wilhelm, Analytic control methods for high-fidelity unitary operations in a weakly nonlinear oscillator. Phys. Rev. A 83, 012308 (2011). [cited by applicant]
A. Spörl, T. Schulte-Herbrüggen, S. J. Glaser, V. Bergholm, M. J. Storcz, J. Ferber, F. K. Wilhelm, Optimal control of coupled Josephson qubits. Phys. Rev. A 75, 012302 (2007). [cited by applicant]
G. M. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities. AFIPS Conf. Proc. 30, 483-485 (1967). [cited by applicant]
S. Debnath, N. M. Linke, C. Figgatt, K. A. Landsman, K. Wright, C. Monroe, Demonstration of a small programmable quantum computer with atomic qubits. Nature 536, 63-66 (2016). [cited by applicant]
P. H. Leung, K. A. Landsman, C. Figgatt, N. M. Linke, C. Monroe, K. R. Brown, Robust 2-qubit gates in a linear ion crystal using a frequency-modulated driving force. Phys. Rev. Lett. 120, 020501 (2018). [cited by applicant]
T. R. Tan, J. P. Gaebler, Y. Lin, Y. Wan, R. Bowler, D. Leibfried, D. J. Wineland, Multi-element logic gates for trapped-ion qubits. Nature 528, 380-383 (2015). [cited by applicant]
V. V. Shende, I. L. Markov, S. S. Bullock, Minimal universal two-qubit controlled-NOT-based circuits. Phys. Rev. A 69, 062321 (2004). [cited by applicant]
D. Maslov, Basic circuit compilation techniques for an ion-trap quantum machine. New J. Phys. 19, 023035 (2017). [cited by applicant]
Ye Wang, et al., “High-fidelity Two-qubit Gates Using a MEMS-based Beam Steering System for Individual Qubit Addressing”, Cornell University Library, Jul. 17, 2020, pp. 1-8. [cited by applicant]
Pranav Gokhale, et al., “Partial Compilation of Variational Algorithms for Noisy Intermediate-Scale Quantum Machines”, Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, '52 ACM Press,… [cited by applicant]
International Search Report and Written Opinion dated Aug. 3, 2022 for Application No. PCT/US2021/052985. [cited by applicant]