IP Library Granted Patent US 12,394,479
Granted Patent B2
US 12,394,479 · App. 18/144,858 · Granted Aug 19, 2025

PMOS voltage selection circuit with an auxiliary selection circuit to prevent a floating output

Inventors: Yu-Ping Huang (Hsinchu County, TW); Chun-Hung Lin (Hsinchu County, TW); Cheng-Da Huang (Hsinchu County, TW)
Assignee: eMemory Technology Inc.
G11C16/0433G11C16/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,394,479
App. No.
18/144,858
Granted
Aug 19, 2025
Kind
B2
Abstract

A selection circuit includes a main selection circuit and an auxiliary selection circuit. When a first voltage and a second voltage are different, the main selection circuit selects a higher one of the first voltage and the second voltage as an output voltage. When the first voltage and the second voltage are equal, the auxiliary selection circuit generates the output voltage according to the first voltage and the second voltage.

Claims (45)

1. A selection circuit comprising:

a main selection circuit comprising:

a first main transistor comprising:

a first terminal coupled to a first voltage terminal;

a control terminal coupled to a second voltage terminal; and

a second terminal and a bulk terminal coupled to an output terminal; and

a second main transistor comprising:

a first terminal coupled to the second voltage terminal;

a control terminal coupled to the first voltage terminal; and

a second terminal and a bulk terminal coupled to the output terminal; and

an auxiliary selection circuit comprising

a first auxiliary transistor comprising:

a control terminal;

a first terminal coupled to the first voltage terminal; and

a second terminal and a bulk terminal coupled to the output terminal;

a second auxiliary transistor comprising:

a control terminal coupled to the control terminal of the first auxiliary transistor;

a first terminal coupled to the second voltage terminal; and

a second terminal and a bulk terminal coupled to the output terminal;

a third auxiliary transistor comprising:

a control terminal coupled to the second voltage terminal;

a first terminal coupled to the first voltage terminal; and

a second terminal and a bulk terminal directly coupled to the control terminal of the first auxiliary transistor; and

a fourth auxiliary transistor comprising:

a control terminal coupled to the first voltage terminal;

a first terminal coupled to the second voltage terminal; and

a second terminal and a bulk terminal directly coupled to the control terminal of the first auxiliary transistor.

2. The selection circuit of claim 1 , wherein the auxiliary selection circuit further comprises an auxiliary current load coupled to the control terminal of the first auxiliary transistor, and configured to draw an auxiliary load current from the control terminal of the first auxiliary transistor.

3. The selection circuit of claim 1 , wherein a transistor size of the first auxiliary transistor is equal to a transistor size of the second auxiliary transistor.

4. The selection circuit of claim 3 , wherein the transistor size of the first auxiliary transistor is less than a transistor size of the first main transistor.

5. The selection circuit of claim 1 , wherein a transistor size of the third auxiliary transistor is equal to a transistor size of the fourth auxiliary transistor.

6. The selection circuit of claim 5 , wherein the transistor size of the third auxiliary transistor is less than the transistor size of the first main transistor.

7. The selection circuit of claim 1 , wherein transistor sizes of the first auxiliary transistor, the second auxiliary transistor, the third auxiliary transistor, and the fourth auxiliary transistor are equal.

8. The selection circuit of claim 7 , wherein the transistor size of the first auxiliary transistor and the transistor size of the third auxiliary transistor are less than the transistor size of the first main transistor.

9. The selection circuit of claim 1 , wherein:

the first voltage terminal provides a first voltage;

the second voltage terminal provides a second voltage; and

when the first voltage and the second voltage are equal, an output voltage outputted from the output terminal is close to the first voltage and the second voltage.

10. The selection circuit of claim 9 , wherein when the first voltage and the second voltage are equal, the first main transistor is turned off, the second main transistor is turned off, the first auxiliary transistor is turned on, the second auxiliary transistor is turned on, the third auxiliary transistor is turned off, and the fourth auxiliary transistor is turned off.

11. The selection circuit of claim 1 , wherein:

the first voltage terminal provides a first voltage;

the second voltage terminal provides a second voltage; and

when the first voltage and the second voltage are different, an output voltage outputted from the output terminal is equal to the larger one of the first voltage and the second voltage.

12. The selection circuit of claim 11 , wherein when the first voltage and the second voltage are different, one of the first main transistor and the second main transistor is turned on, and a remaining one of the first main transistor and the second main transistor is turned off, the first auxiliary transistor is turned off, the second auxiliary transistor is turned off, one of the third auxiliary transistor and the fourth auxiliary transistor is turned on, and a remaining one of the third auxiliary transistor and the fourth auxiliary transistor is turned off.

13. The selection circuit of claim 1 , wherein the first main transistor, the second main transistor, the first auxiliary transistor, the second auxiliary transistor, the third auxiliary transistor, and the fourth auxiliary transistor are P-type transistors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2023
From: HUANG, YU-PING; LIN, CHUN-HUNG; HUANG, CHENG-DA
To: EMEMORY TECHNOLOGY INC.
Reel/Frame 063572/0258 →
Continuity (2)
Provisional Application 63388258 · Jul 12, 2022
Related Publication 20240021246A1 · Jan 18, 2024
References Cited (9)
US 9960596B2 · Price · 2018 [cited by applicant]
US 10121550B2 · Huang · 2018 [cited by applicant]
US 10693461B1 · Chang · 2020 [cited by applicant]
US 11100961B2 · Yoshihara · 2021 [cited by applicant]
US 20140043032A1 · Makino · 2014 [cited by applicant]
US 20140062204A1 · Kim · 2014 [cited by applicant]
US 20200328742A1 · Chang · 2020 [cited by examiner]
TW 201725860A · 2017 [cited by applicant]
TW 202038228A · 2020 [cited by applicant]