IP Library › Granted Patent US 12,401,369
Granted Patent B2
US 12,401,369 · App. 18/227,039 · Granted Aug 26, 2025

Closed loop DAC artifact generation

Inventors: Murat Demirkan (Istanbul, TR); Michael E. Harrell (Colorado Springs, CO); Dennis A. Dempsey (Newport, IE); Zahit Evren Kaya (Izmit, TR)
Assignee: Analog Devices International Unlimited Company
H03M1/0617
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,401,369
App. No.
18/227,039
Granted
Aug 26, 2025
Kind
B2
Abstract

A circuit supply system includes a main digital to analog converter (DAC) circuit to produce a direct current (DC) output level at a system output; a feedback circuit path connected to the system output; a primary control circuit path connected to the feedback circuit path and configured to regulate the DC output level at the system output using the main DAC circuit and the feedback circuit path; and a secondary control circuit path connected to the feedback circuit path and configured to add a non-DC signal component to the DC output level and regulate the non-DC signal component using the feedback circuit path.

Claims (86)

1. A circuit supply system comprising:

a main digital to analog converter (DAC) circuit to produce a direct current (DC) output level at a system output;

a feedback circuit path connected to the system output;

a primary control circuit path connected to the feedback circuit path and configured to regulate the DC output level at the system output using the main DAC circuit and the feedback circuit path; and

a secondary control circuit path connected to the feedback circuit path and configured to add a non-DC signal component to the DC output level and regulate the non-DC signal component using the feedback circuit path.

2. The circuit supply system of claim 1 ,

wherein the primary control circuit path includes a first controller and the main DAC circuit;

wherein the secondary control circuit path includes a second controller and a second DAC circuit configured to produce the non-DC signal component; and

a summing node operatively coupled to an output of the main DAC circuit and an output of the second DAC and configured to add the non-DC signal component to the DC output level.

3. The circuit supply system of claim 1 ,

wherein the primary control circuit path includes a first controller;

wherein the secondary control circuit path includes a second controller; and

wherein main DAC circuit is configured to receive a sum of an output of the first controller and an output of the second controller to generate the DC output level and the non-DC signal component.

4. The circuit supply system of claim 1 ,

wherein the feedback circuit path includes an analog to digital converter (ADC) circuit;

a controller connected to the ADC circuit of the feedback circuit path;

wherein the primary control circuit path has a first transfer function;

wherein the secondary control circuit path has a second transfer function; and

wherein the controller is configured to implement the first and second transfer functions.

5. The circuit supply system of claim 1 ,

wherein the primary control circuit path includes a low pass filter circuit configured to provide a first frequency signal component of the system output to the primary control circuit path; and

wherein the secondary control circuit path includes one of a high pass filter or a bandpass filter configured to provide a second signal component of the system output to the secondary control circuit path, wherein the second signal component has a higher frequency than the first frequency signal component.

6. The circuit supply system of claim 1 ,

wherein the primary control circuit path includes a first controller and the main DAC circuit;

wherein the secondary control circuit path includes:

a second controller to output a digital value;

a second DAC circuit configured to produce an analog ripple signal as the non-DC signal;

a numerically controlled oscillator (NCO);

a multiplier configured to multiply the digital value of the second controller by an output of the NCO to provide a digital ripple signal to the second DAC circuit; and

at least one of a peak detector or an envelope detector configured to monitor an amplitude of the analog ripple signal to the second controller.

7. The circuit supply system of claim 1 ,

wherein the primary control circuit path includes a first controller and the main DAC circuit;

wherein the secondary control circuit path includes:

a second controller to output a digital value;

a second DAC circuit configured to produce an analog ripple signal as the non-DC signal component;

a numerically controlled oscillator (NCO);

a first multiplier configured to multiply a signal received from the feedback circuit path by the output of the NCO and provide a product signal including amplitude envelope information to the second controller; and

a second multiplier configured to multiply the digital value of the second controller by an output of the NCO to provide a digital ripple signal to the second DAC circuit.

8. The circuit supply system of claim 1 , including:

at least one controller connected to the feedback circuit path;

another control circuit path;

wherein the secondary control circuit path is configured to produce a ripple signal and regulate the ripple signal using the first feedback circuit path;

wherein the other control circuit path is configured to produce a noise signal; and

wherein the at least one controller is configured to selectively add one or both of the ripple signal and the noise signal to the DC output level.

9. The circuit supply system of claim 1 ,

wherein the feedback circuit is configured to feedback an output voltage signal at the system output to the primary control circuit path and the secondary control circuit path; and

another feedback circuit path configured to feedback an output current signal at the system output to the primary control circuit path and the secondary control circuit path.

10. A method of operating a circuit supply system, the method comprising:

producing a direct-current (DC) output level at a system output of the circuit supply system using a primary control circuit path and a main digital to analog converter (DAC) circuit;

producing an output signal at the system output by adding a non-DC signal component to the DC output level using a secondary control circuit path; and

regulating the DC output level and regulating the non-DC signal component using a feedback circuit path connected to the system output and to both of the primary control circuit path and the secondary control circuit path.

11. The method of claim 10 ,

wherein the producing the DC output level includes producing the DC output level using the primary control circuit path and the main DAC circuit that is included in the primary control circuit path; and

wherein the adding the non-DC signal component to the DC output level includes producing a ripple signal using a second DAC circuit included in the secondary control circuit path and adding the ripple signal to the DC output level by summing outputs of the primary control circuit path and the secondary control circuit path.

12. The method of claim 10 , wherein adding the non-DC signal component to the DC output level includes:

summing an output of a controller of the primary control circuit path and an output of a controller of the secondary control circuit path; and

applying the sum of the outputs of the controllers to an input of the main DAC circuit.

13. The method of claim 10 , including:

feeding back the output signal from the system output using the feedback circuit path, wherein the output signal includes DC output level and a ripple signal as the non-DC signal component;

converting the output signal to a digital electrical signal that includes a digital ripple signal and the DC output level; and

separating the digital ripple signal from the DC output level and applying the separated digital ripple signal to the secondary control circuit path and the DC output level to the primary control circuit path.

14. The method of claim 13 , including:

producing the ripple signal using a numerically controlled oscillator (NCO) included in the secondary control circuit path; and

wherein regulating the non-DC signal component includes regulating the ripple signal by adjusting the NCO according to an amplitude of the separated digital ripple signal.

15. The method of claim 14 , including:

multiplying the separated digital ripple signal by an output of the NCO to produce a product signal; and

filtering the product signal to produce an envelope signal that includes amplitude information of the separated digital ripple signal.

16. The method of claim 10 , wherein adding the non-DC signal component to the DC output level using a secondary control circuit path includes:

multiplying an output of a controller of the secondary control circuit path with an output of a numerically controlled oscillator (NCO); and

applying the multiplied outputs to a second DAC circuit included in the secondary control circuit path to produce a ripple signal as the non-DC signal component added to the DC output level.

17. The method of claim 10 , wherein the producing the output signal includes producing the output signal at the system output by adding a noise signal to the DC output level using the secondary control circuit path.

18. A supply circuit comprising:

a primary circuit path including a main digital to analog converter (DAC) circuit;

a secondary circuit path including a second DAC circuit;

a summing circuit node connected to an output of the primary circuit path and to an output of the secondary circuit path to produce an output signal at an output of the supply circuit;

a feedback circuit path connected to the output of the supply circuit and the primary circuit path, wherein the feedback circuit includes an analog to digital converter (ADC) circuit to produce a feedback signal; and

a controller configured to:

set an input of the main DAC circuit to produce a direct current (DC) output level at the output of the supply circuit based on the feedback signal; and

toggle the second DAC circuit between two output levels corresponding to one least significant bit (LSB) of the main DAC circuit.

19. The supply circuit of claim 18 , including:

a low pass filter circuit including an input connected to the summing node;

wherein the controller is configured to sample the feedback signal at a sampling frequency and toggle the second DAC circuit at a toggle frequency higher than the sampling frequency; and

wherein the toggle frequency is in a stop band of the low pass filter.

20. The supply circuit of claim 18 , wherein the controller is configured to:

sample the feedback signal using a sampling signal and toggle the second DAC circuit using a toggling signal; and

dither an edge of the toggling signal with respect to an edge of the sampling signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2023
From: DEMIRKAN, MURAT; HARRELL, MICHAEL E.; DEMPSEY, DENNIS A.; KAYA, ZAHIT EVREN
To: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
Reel/Frame 064467/0188 →
Continuity (2)
Provisional Application 63376467 · Sep 21, 2022
Related Publication 20240097691A1 · Mar 21, 2024
References Cited (13)
US 7956786B2 · Cosgrave · 2011 [cited by applicant]
US 12224767B2 · Cherenkov · 2025 [cited by examiner]
US 20170339762A1 · Pan · 2017 [cited by examiner]
US 20200021891A1 · Qi · 2020 [cited by applicant]
US 20220190800A1 · Turvey et al. · 2022 [cited by applicant]
US 20220239304A1 · Gunasekaran · 2022 [cited by examiner]
US 20230208402A1 · Chakraborty · 2023 [cited by examiner]
JP 2002040098 · 2002 [cited by applicant]
JP 2010181367 · 2010 [cited by applicant]
JP 2011013040 · 2011 [cited by applicant]
JP 2014521090 · 2014 [cited by applicant]
JP 2020148544 · 2020 [cited by applicant]
“Japanese Application Serial No. 2023-151148, Notification of Reasons for Refusal mailed May 27, 2025”, w/ English Translation, 6 pgs. [cited by applicant]