IP Library › Granted Patent US 12,417,727
Granted Patent B2
US 12,417,727 · App. 17/853,261 · Granted Sep 16, 2025

Super pixel architecture for high dynamic range

Inventors: Thomas Charisoulis (San Carlos, CA); Saif Choudhary (San Jose, CA); Xia Li (San Jose, CA); Tore Nauta (Santa Cruz, CA)
Assignee: Apple Inc.
G09G3/2074G09G3/3233G09G2300/0439G09G2300/0842G09G2320/0233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,417,727
App. No.
17/853,261
Granted
Sep 16, 2025
Kind
B2
Abstract

A display system of a display includes a first light emitting diode, a second light emitting diode, a current source, and at least one transistor. The first and the second light emitting diodes emit light. The current source provides a constant current to the first light emitting diode and the second light emitting diode. Moreover, the at least one transistor removes the current or shunts the current towards the first light emitting diode, the second light emitting diode, or both. Removing the current or shunting the current towards the first light emitting diode, the second light emitting diode, or both, may blend outputs of the first light emitting diode and the second light emitting diode.

Claims (15)

1. A display system of a display, comprising:

a first light emitting diode configured to emit light;

a second light emitting diode configured to emit light;

a current source configured to provide a constant current to the first light emitting diode and the second light emitting diode based on a data signal; and

a plurality of transistors configured to receive the data signal, wherein the transistors of the plurality of transistors are configured to adjust an amount of the current or shunt the current towards the first light emitting diode, the second light emitting diode, or both based on the data signal.

2. The display system of claim 1 , wherein adjusting the amount of current towards the first light emitting diode, the second light emitting diode, or both, blends outputs of the first light emitting diode and the second light emitting diode.

3. The display system of claim 1 , wherein the first light emitting diode and the second light emitting diode are connected in series.

4. The display system of claim 3 , wherein a transistor of the plurality of transistors removes current from the second light emitting diode connected in series with the first light emitting diode, and wherein the second light emitting diode comprises a larger area than the first light emitting diode.

5. The display system of claim 1 , wherein adjusting the amount of causes the first light emitting diode, the second light emitting diode, or both, to be partially on or partially off.

6. The display system of claim 1 , wherein adjusting the amount of provides different amounts of current towards the first light emitting diode and the second light emitting diode.

7. The display system of claim 6 , wherein the current from the current source remains constant when a transistor of the plurality of transistors removes or shunts the current to the first light emitting diode and the second light emitting diode.

8. The display system of claim 1 , wherein the first light emitting diode and the second light emitting diode are connected in parallel.

9. The display system of claim 8 , wherein or shunt adjusting the amount of the current towards the first light emitting diode and the second light emitting diode connected in parallel is based at least on a gray level.

10. The display system of claim 1 , wherein or shunt adjusting the amount of the current towards the first light emitting diode and the second light emitting diode connected in series is based at least on a brightness setting.

11. The display system of claim 1 , wherein the plurality of transistors comprises of a first transistor that is a P-type transistor and a second transistor that is a N-type transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2022
From: CHARISOULIS, THOMAS; NAUTA, TORE; LI, XIA; CHOUDHARY, SAIF
To: APPLE INC.
Reel/Frame 060470/0365 →
Continuity (2)
Provisional Application 63247009 · Sep 22, 2021
Related Publication 20230091644A1 · Mar 23, 2023
References Cited (19)
US 20030030601A1 · Komiya · 2003 [cited by examiner]
US 20050104875A1 · Kwak · 2005 [cited by examiner]
US 20050200573A1 · Kwak · 2005 [cited by examiner]
US 20060061525A1 · Kim · 2006 [cited by examiner]
US 20060114193A1 · Kwak · 2006 [cited by examiner]
US 20120133682A1 · Kawano · 2012 [cited by examiner]
US 20150145906A1 · Uetake · 2015 [cited by examiner]
US 20160210892A1 · Ohara · 2016 [cited by examiner]
US 20160307510A1 · Duan · 2016 [cited by examiner]
US 20170039934A1 · Ma · 2017 [cited by examiner]
US 20180053460A1 · Watsuda · 2018 [cited by examiner]
US 20190355301A1 · Lee · 2019 [cited by examiner]
US 20190362667A1 · Ma · 2019 [cited by examiner]
US 20200020274A1 · Yue · 2020 [cited by examiner]
US 20200135092A1 · Ahmed · 2020 [cited by examiner]
US 20210335216A1 · Nie · 2021 [cited by examiner]
US 20220293052A1 · Lee · 2022 [cited by examiner]
US 20230274696A1 · Liu · 2023 [cited by examiner]
Kong, Duk-Jo et al., “Color tunable monolithic InGaN/GaN LED having a multi-junction structure,” Optics Express, vol. 24, No. 6, Mar. 17, 2016, pp. 1-8. [cited by applicant]