IP Library › Granted Patent US 12,417,936
Granted Patent B2
US 12,417,936 · App. 17/606,933 · Granted Sep 16, 2025

Semiconductor etching apparatus

Inventor: Faming Zhang (Hefei, CN)
Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
H01L21/6833H01L21/67063H01L21/67248
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,417,936
App. No.
17/606,933
Granted
Sep 16, 2025
Kind
B2
Abstract

A semiconductor etching apparatus includes: a backing ring, a supporting mechanism, an edge ring and a temperature control mechanism. The edge ring is arranged between the backing ring and the supporting mechanism. The temperature control mechanism includes a heating unit arranged below the edge ring. The temperature control mechanism further includes a temperature controller electrically connected with the heating unit.

Claims (20)

1. A semiconductor etching apparatus, comprising: a backing ring; a supporting mechanism; an edge ring, arranged between the backing ring and the supporting mechanism; a temperature control mechanism, comprising a heating unit arranged below the edge ring; wherein, the temperature control mechanism further comprises a temperature controller electrically connected with the heating unit; and a moving mechanism; wherein the moving mechanism is located directly below the edge ring, and is configured to drive the edge ring to move between a first position and a second position relative to the supporting mechanism under a preset condition; when the edge ring is in the first position, a first surface of the edge ring is coplanar to a top surface of the backing ring and/or a surface of the supporting mechanism; when the edge ring is in the second position, the first surface of the edge ring is lower than the top surface of the backing ring and/or the surface of the supporting mechanism.

2. The semiconductor etching apparatus according to claim 1 , wherein the heating unit is arranged directly below the edge ring.

3. The semiconductor etching apparatus according to claim 1 , wherein the heating unit is configured in a form of:

a plurality of heating units arranged at intervals.

4. The semiconductor etching apparatus according to claim 1 , wherein the heating unit is arranged on a top surface of the moving mechanism.

5. The semiconductor etching apparatus according to claim 1 , wherein a chamber is arranged within the backing ring, the supporting mechanism and the edge ring; when the edge ring is in the second position, the edge ring is located in the chamber.

6. The semiconductor etching apparatus according to claim 5 , wherein the supporting mechanism comprises a supporting unit;

the semiconductor etching apparatus further comprises a cleaning mechanism; a gas outlet of the cleaning mechanism is arranged on a peripheral wall of the supporting unit;

when the edge ring is in the second position, the first surface of the edge ring is adapted to the position of the gas outlet of the cleaning mechanism.

7. The semiconductor etching apparatus according to claim 6 , wherein when the edge ring is in the second position, the first surface of the edge ring is located below the gas outlet of the cleaning mechanism.

8. The semiconductor etching apparatus according to claim 7 , wherein the gas outlet of the cleaning mechanism is configured in

a form of a ring-shaped gas outlet, arranged along the peripheral wall of the supporting unit.

9. The semiconductor etching apparatus according to claim 8 , wherein the cleaning mechanism further comprises a first driving device; the first driving device communicates with the gas outlet by a gas supply passage.

10. The semiconductor etching apparatus according to claim 6 , wherein the semiconductor etching apparatus further comprises a suction mechanism; a suction port of the suction mechanism is arranged on an inner peripheral wall of the backing ring.

11. The semiconductor etching apparatus according to claim 10 , wherein when the edge ring is in the second position, the suction port of the suction mechanism is located below the first surface of the edge ring.

12. The semiconductor etching apparatus according to claim 11 , wherein the suction port of the suction mechanism is configured in

a form of a ring-shaped suction port, arranged along the inner peripheral wall of the backing ring.

13. The semiconductor etching apparatus according to claim 11 , wherein the suction mechanism further comprises a second driving device; the second driving device communicates with the suction port of the suction mechanism by a suction passage.

14. The semiconductor etching apparatus according to claim 5 , wherein the temperature controller is arranged in the chamber, and an insulating mechanism is sleeved on an outer periphery of the temperature controller.

15. The semiconductor etching apparatus according to claim 6 , wherein the supporting mechanism further comprises an electronic-static clamp; the electronic-static clamp is arranged on the supporting unit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 27, 2021
From: ZHANG, FAMING
To: CHANGXIN MEMORY TECHNOLOGIES, INC.
Reel/Frame 057935/0253 →
Priority Claims (1)
CN 202110620739.2 · Jun 3, 2021 · national
Continuity (1)
Related Publication 20240021460A1 · Jan 18, 2024
References Cited (34)
US 6159299A · Koai et al. · 2000 [cited by applicant]
US 6475336B1 · Hubacek · 2002 [cited by applicant]
US 8124539B2 · Endoh et al. · 2012 [cited by applicant]
US 9947559B2 · Pal et al. · 2018 [cited by applicant]
US 10985045B2 · Peng et al. · 2021 [cited by applicant]
US 20030000459A1 · Park et al. · 2003 [cited by applicant]
US 20050133164A1 · Fischer et al. · 2005 [cited by applicant]
US 20080149598A1 · Hayashi · 2008 [cited by examiner]
US 20100040768A1 · Dhindsa · 2010 [cited by examiner]
US 20160198528A1 · Kitagawa · 2016 [cited by examiner]
US 20170092472A1 · Koiwa · 2017 [cited by examiner]
US 20180182647A1 · Noh · 2018 [cited by examiner]
US 20180190501A1 · Ueda · 2018 [cited by examiner]
US 20180211822A1 · Gohira · 2018 [cited by examiner]
US 20180330925A1 · Sim · 2018 [cited by examiner]
US 20190051501A1 · Koizumi · 2019 [cited by examiner]
US 20190198298A1 · Hirose · 2019 [cited by examiner]
US 20200251313A1 · Rogers · 2020 [cited by examiner]
US 20210066049A1 · Hayashi · 2021 [cited by examiner]
US 20210280395A1 · Matsuura · 2021 [cited by examiner]
US 20210280396A1 · Matsuura · 2021 [cited by examiner]
US 20210305022A1 · Tsujimoto · 2021 [cited by examiner]
US 20220130651A1 · Amikura · 2022 [cited by examiner]
US 20220157575A1 · Kitamura · 2022 [cited by examiner]
US 20220310366A1 · Matsuura · 2022 [cited by examiner]
US 20230369026A1 · Kimball · 2023 [cited by examiner]
US 20240021460A1 · Zhang · 2024 [cited by examiner]
US 20240194459A1 · Nagaseki · 2024 [cited by examiner]
US 20250210330A1 · Matsumoto · 2025 [cited by examiner]
CN 101552182A · 2009 [cited by applicant]
CN 101552182B · 2010 [cited by applicant]
CN 105575863A · 2016 [cited by applicant]
JP 2007258500A · 2007 [cited by applicant]
International Search Report in Application No. PCT/CN2021/100733, mailed on Mar. 9, 2022. [cited by applicant]