IP Library › Granted Patent US 12,418,250
Granted Patent B2
US 12,418,250 · App. 18/185,304 · Granted Sep 16, 2025

Electronic circuitry, power conversion device, and method

Inventor: Shusuke Kawai (Yokohama Kanagawa, JP)
Assignee: Kabushiki Kaisha Toshiba
H02M7/539H02M1/0009H02M1/0025H02M1/0067H02M1/088
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,418,250
App. No.
18/185,304
Granted
Sep 16, 2025
Kind
B2
Abstract

In one embodiment, electronic circuitry includes a processing circuit. The processing circuit generates waveform data of a drive current to be supplied to the switching element, provides the waveform data to a drive circuit of the switching element, and at turn-on of the switching element, corrects the waveform data based on a load current flowing through a load connected to the switching element and a surge current of the switching element.

Claims (44)

1. An electronic circuitry comprising a processing circuit configured to:

generate waveform data of a drive current to be supplied to a switching element,

provide the waveform data to a drive circuit of the switching element,

at turn-on of the switching element, correct the waveform data based on a load current flowing through a load connected to the switching element and a surge current of the switching element,

set a reference current, and

correct the waveform data based on a first surge current value when the load current is smaller than the reference current by a predetermined first value and a second surge current value when the load current is larger than the reference current by a predetermined second value.

2. The electronic circuitry according to claim 1 , wherein

the waveform data includes a period of a first current value and a period of a second current value which is smaller than the period of the first current value, and

the processing circuit is configured to:

correct the waveform data by correcting the period of the first current value.

3. The electronic circuitry according to claim 2 , wherein

the processing circuit is configured to:

shorten or extend a length of the period of the first current value stepwise by a predetermined amount, and when a difference between the first surge current value and the second surge current value becomes more than or equal to a predetermined value, determine the period of the first current value.

4. The electronic circuitry according to claim 1 , wherein

the reference current includes a first to an N-th, N reference currents (where N is an integer of more than or equal to 2), and

the processing circuit is configured to:

determine the waveform data for each of the N reference currents.

5. The electronic circuitry according to claim 4 , wherein

the first value and the second value are set between 1 to 10% of a difference between an n-th reference current (where n is an integer of 1 to N) and an n+1-th reference current.

6. The electronic circuitry according to claim 4 , wherein

the waveform data determined for the first reference current is waveform data corresponding to a time at which the load current is more than or equal to the first reference current, and

the waveform data determined for an n-th reference current (where n is an integer of 2 to N) is waveform data corresponding to a time at which the load current is more than or equal to the n-th reference current and less than an n−1-th reference current.

7. The electronic circuitry according to claim 1 , further comprising a first detection circuit configured to detect the load current.

8. The electronic circuitry according to claim 1 , further comprising a second detection circuit configured to detect the surge current.

9. The electronic circuitry according to claim 1 , further comprising a storage circuit configured to store a corrected the waveform data.

10. The electronic circuitry according to claim 1 , further comprising the drive circuit configured to generate a drive current in accordance with the waveform data of the drive current provided from the electronic circuitry, and supply the drive current to the switching element.

11. The electronic circuitry according to claim 10 , further comprising the switching element to be driven by the drive current supplied from the drive circuit.

12. A power conversion device comprising:

a power conversion circuit including

two switching elements that constitute an arm pair, and

two drive circuits configured to supply a drive current to the two switching elements respectively; and

a processing circuit configured to:

generate waveform data of the drive current,

provides the waveform data to the drive circuits,

at turn-on of the switching elements, correct the waveform data based on a load current flowing through a load connected to the switching elements and a surge current of the switching elements,

set a reference current, and

correct the waveform data based on a first surge current value when the load current is smaller than the reference current by a predetermined first value and a second surge current value when the load current is larger than the reference current by a predetermined second value.

13. The power conversion device according to claim 12 , further comprising three power conversion circuits, each being the power conversion circuit.

14. A method comprising:

generating waveform data of a drive current to be supplied to a switching element;

providing the waveform data to a drive circuit of the switching element;

at turn-on of the switch element, correcting the waveform data based on a load current flowing through a load connected to the switching element and a surge current of the switch element;

setting a reference current; and

correcting the waveform data based on a first surge current value when the load current is smaller than the reference current by a predetermined first value and a second surge current value when the load current is larger than the reference current by a predetermined second value.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2023
From: KAWAI, SHUSUKE
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 063706/0512 →
Priority Claims (1)
JP 2022-142445 · Sep 7, 2022 · national
Continuity (1)
Related Publication 20240079970A1 · Mar 7, 2024
References Cited (14)
US 10333509B2 · Kaeriyama · 2019 [cited by applicant]
US 10554202B2 · Nomura · 2020 [cited by applicant]
US 11894837B2 · Matsubara · 2024 [cited by applicant]
US 20030048086A1 · Takahashi · 2003 [cited by examiner]
US 20180269869A1 · Mukhopadhyay et al. · 2018 [cited by applicant]
US 20220045641A1 · Hattori · 2022 [cited by examiner]
JP 200878816A · 2008 [cited by applicant]
JP 2011172446A · 2011 [cited by applicant]
JP 2017229151A · 2017 [cited by applicant]
JP 201838174A · 2018 [cited by applicant]
JP 6355775B2 · 2018 [cited by applicant]
JP 2021191088A · 2021 [cited by applicant]
Yang Wen et al., “Active Gate Driver for Improving Current Sharing Performance of Paralleled High-Power SiC MOSFET Modules”, IEEE Trans. on Power Elecs., vol. 36, No. 2, pp. 1491-1505 (2021). [cited by applicant]
Japan Patent Office, Office Action in JP Patent App. No. 2022-142445 (Apr. 25, 2025). [cited by applicant]