IP Library › Granted Patent US 12,418,644
Granted Patent B2
US 12,418,644 · App. 18/562,257 · Granted Sep 16, 2025

Method, device, and medium for video processing

Inventors: Yang Wang (Beijing, CN); Li Zhang (Los Angeles, CA); Kai Zhang (Los Angeles, CA)
Assignees: BEIJING BYTEDANCE NETWORK TECHNOLOGY CO., LTD.; BYTEDANCE INC.
H04N19/105H04N19/159H04N19/176
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,418,644
App. No.
18/562,257
Granted
Sep 16, 2025
Kind
B2
Abstract

Embodiments of the present disclosure provide a solution for video processing. A method for video processing is proposed. The method comprises: processing, during a conversion between a picture of a video and a bitstream of the video, a first video block in the picture based on a combination of decoder-side intra prediction mode derivation (DIMD) and multiple reference line (MRL), at least one intra prediction mode (IPM) being derived from the DIMD, and at least one non-adjacent reference line of reconstructed samples for the first video block being used in the combination of the DIMD and the MRL; and performing the conversion based on the first video block. Compared with the conventional solution, the proposed method can advantageously improve the coding effectiveness and coding efficiency.

Claims (52)

1. A method for video processing, comprising:

processing, during a conversion between a picture of a video and a bitstream of the video, a first video block in the picture based on a combination of decoder-side intra prediction mode derivation (DIMD) and multiple reference line (MRL), at least one intra prediction mode (IPM) being derived from the DIMD, and at least one non-adjacent reference line of reconstructed samples for the first video block being used in the combination of the DIMD and MRL; and

performing the conversion based on the first video block.

2. The method of claim 1 , wherein processing the first video block comprises:

in response to a value of a MRL reference line index being larger than 0, processing the first video block based on the at least one IPM and the at least one non-adjacent reference line of reconstructed samples, or

generating a first number of sets of predicted samples for the first video block based on the first number of reference lines of reconstructed samples comprising the at least one non-adjacent reference line of reconstructed samples.

3. The method of claim 1 , wherein the at least one non-adjacent reference line comprises at least one of the following: at least one non-adjacent row of reconstructed samples relative to the first video block, or at least one column of the reconstructed samples, or

wherein the at least one non-adjacent reference line is indicated by a MRL reference line index.

4. The method of claim 1 , wherein the at least one IPM is derived based on the at least one non-adjacent reference line indicated by a MRL reference line index, or

wherein whether and/or how at least one coding tool is used for the first video block coded with the combination of the DIMD and the MRL is the same as for a second video block coded with a MRL mode, or

wherein whether to use at least one transform and/or using which type of transform for the first video block coded with the at least one IPM derived from the combination of the DIMD and the MRL is the same as for a second video block coded with a MRL mode, or different from for the second video block coded with the MRL mode, or

wherein coded information of the video is used for determining whether the first video block is allowed to be coded with the combination of the DIMD and the MRL, or

wherein an indication of the combination of the DIMD and the MRL is included in the bitstream.

5. The method of claim 1 , wherein whether to use a secondary transform and/or to use which set of secondary transform for the first video block coded with the combination of the DIMD and the MRL is the same as for a second video block coded with a MRL mode, or different from for the second video block coded with the MRL mode.

6. The method of claim 5 , wherein a secondary transform is disabled for the first video block coded with the combination of the DIMD and the MRL, and an index of the secondary transform is not included in the bitstream, or

wherein at least one set of a secondary transform is used for the first video block coded with the combination of the DIMD and the MRL, or

wherein a single set of a secondary transform is used for the first video block coded with the combination of the DIMD and the MRL, and an index of the set of a secondary transform is not included in the bitstream.

7. The method of claim 1 , wherein at least one syntax element indicates whether the first video block is processed based on the combination of the DIMD and the MRL.

8. The method of claim 7 , wherein the at least one syntax element comprises a first syntax element and a second syntax element, the first syntax element indicates whether the first video block is coded with the at least one IPM derived from the DIMD, and the second syntax element indicates a reference line index for the first video block, or

wherein the at least one syntax element comprises a fifth syntax element indicating whether the first video block is coded with the combination of the DIMD and the MRL.

9. The method of claim 8 , wherein a first value of the first syntax element indicates that the first video block is coded with the at least one IPM derived from the DIMD, and a second value of the first syntax element indicates that the first video block is not coded with the at least one IPM derived from the DIMD, and the first value is different from the second value, and

wherein a third value of the second syntax element indicates that the first video block is coded with a MRL mode, and a fourth value of the second syntax element indicates that the first video block is not coded with the MRL mode, and the third value is an integer larger than 0, and the fourth value is equal to 0.

10. The method of claim 8 , wherein the first syntax element is included before the second syntax element in the bitstream, or

wherein the second syntax element is included before the first syntax element in the bitstream.

11. The method of claim 8 , wherein the fifth syntax element is binarized with one of the following coding techniques: fixed length coding, truncated unary coding, unary coding, or EG coding, or

wherein the fifth syntax element is coded with a flag, or

wherein the fifth syntax element is bypass coded, or

wherein the fifth syntax element is context coded based on coded information comprising at least one of the following:

block dimensions of the first video block,

a block size of the first video block,

a slice type,

a picture type,

information of neighboring video blocks comprising at least one of adjacent or non-adjacent video blocks relative to the first video block,

information of coding tools used for the first video block, or

information of temporal layer.

12. The method of claim 7 , wherein whether the first video block is allowed to be coded with the combination of the DIMD and the MRL is processed based on at least one syntax element.

13. The method of claim 12 , wherein the at least one syntax element comprises a sixth syntax element indicating constraints information about the combination of the DIMD and the MRL.

14. The method of claim 13 , wherein a seventh value of the sixth syntax element indicates that the combination of the DIMD and the MRL is allowed for processing the first video block, and an eighth value of the sixth syntax element indicates that the combination of the DIMD and the MRL is not allowed for processing the first video block, and the seventh value is different from the eighth value.

15. The method of claim 11 , wherein the at least one syntax element comprises a seventh syntax element indicating constraints information about the DIMD, and an eighth syntax element indicating constraints information about the MRL.

16. The method of claim 12 , wherein the combination of the DIMD and the MRL is not allowed for processing the first video block, if the seventh syntax element is set to a ninth value, or if the eighth syntax element is set to a tenth value.

17. The method of claim 12 , wherein the at least one syntax element is included in one of the following:

a sequence header, a picture header, a sequence parameter set (SPS), a video parameter set (VPS), decoding parameter set (DPS), decoding capability information (DCI), a picture parameter set (PPS), an adaptation parameter set (APS), a slice header, or a tile group header.

18. The method of claim 1 , wherein the conversion comprises decoding the picture from the bitstream of the video, or

wherein the conversion comprises encoding the picture into the bitstream of the video.

19. An apparatus for video processing, comprising a processor and a non-transitory memory coupled to the processor and having instructions stored thereon, wherein the instructions upon execution by the processor, cause the processor to:

process, during a conversion between a picture of a video and a bitstream of the video, a first video block in the picture based on a combination of decoder-side intra prediction mode derivation (DIMD) and multiple reference line (MRL), at least one intra prediction mode (IPM) being derived from the DIMD, and at least one non-adjacent reference line of reconstructed samples for the first video block being used in the combination of the DIMD and the MRL; and

perform the conversion based on the first video block.

20. A non-transitory computer-readable storage medium storing instructions that cause a processor to perform a method for video processing comprising:

processing, during a conversion between a picture of a video and a bitstream of the video, a first video block in the picture based on a combination of decoder-side intra prediction mode derivation (DIMD) and multiple reference line (MRL), at least one intra prediction mode (IPM) being derived from the DIMD, and at least one non-adjacent reference line of reconstructed samples for the first video block being used in the combination of the DIMD and MRL; and

performing the conversion based on the first video block.

21. The method of claim 1 , further comprising:

storing the bitstream in a non-transitory computer-readable recording medium.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2025
From: WANG, YANG
To: BEIJING OCEAN ENGINE NETWORK TECHNOLOGY CO., LTD.
Reel/Frame 069973/0621 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2025
From: ZHANG, LI; ZHANG, KAI
To: BYTEDANCE INC.
Reel/Frame 069973/0623 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2025
From: BEIJING OCEAN ENGINE NETWORK TECHNOLOGY CO., LTD.
To: BEIJING BYTEDANCE NETWORK TECHNOLOGY CO., LTD.
Reel/Frame 069973/0625 →
Priority Claims (1)
WO PCT/CN2021/094728 · May 19, 2021 · international
Continuity (1)
Related Publication 20240380879A1 · Nov 14, 2024
References Cited (13)
US 20170374369A1 · Chuang et al. · 2017 [cited by applicant]
US 20190166370A1 · Xiu · 2019 [cited by examiner]
US 20190215521A1 · Chuang · 2019 [cited by examiner]
US 20190373285A1 · Vanam et al. · 2019 [cited by applicant]
US 20200145668A1 · Kotra et al. · 2020 [cited by applicant]
US 20210195238A1 · Moon · 2021 [cited by examiner]
US 20230024223A1 · Le Leannec · 2023 [cited by examiner]
WO 2019245261A1 · 2019 [cited by applicant]
Zhao et al., “EE2-Related: Improvements of Decoder-Side Intra Mode Derivation,” JVET-V087, 22nd Meeting, by teleconference, Apr. 2021. [cited by examiner]
Heo et al., “Description of Core Experiment 3 (CE3): Intra Prediction and Mode Coding,” JVET-L1023-v3, 12th Meeting: Macau, CN, Oct. 2018. Section 6.3.1 teaches if DIMD is activated, then MRL is not. [cited by examiner]
Abdoli et al., “Non-CE3: Decoder-side Intra Mode Derivation with Prediction Fusion Using Planar”, Joint Video Exploration Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 15th Meeting, JVET-O0449-v2, Jul. 4… [cited by applicant]
Mora et al., “CE3: Decoder-side Intra Mode Derivation (tests 3.1.1, 3.1.2, 3.1.3 and 3.1.4)”, Joint Video Exploration Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 13th Meeting, JVET-M0094-v2, Jan. 4, 20… [cited by applicant]
International Search Report in PCT/CN2022/093991, mailed Jul. 15, 2022, 4 pages. [cited by applicant]