IP Library Granted Patent US 12,420,908
Granted Patent B2
US 12,420,908 · App. 18/664,029 · Granted Sep 23, 2025

Inverter circuits and electrical propulsion systems for EVTOL aircraft

Inventors: Alan Tepe (San Jose, CA); Stephen Spiteri (San Jose, CA); Wei Wu (San Jose, CA); Diederik Marius (San Jose, CA)
Assignee: Archer Aviation Inc.
B64D27/24B60L15/06B60L15/38B64C27/54B64C29/0008B64C29/0033B64D27/30B64D33/08B64D35/02F16B2/06F16H57/08H02K1/27H02K1/32H02K5/124H02K5/203H02K7/08H02K7/116H02K9/19H02K11/33H02K15/03H02M7/5395H02P21/50H02P25/16H02P27/06H02P27/08B60L2200/10B60L2210/40H02K7/006
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,420,908
App. No.
18/664,029
Granted
Sep 23, 2025
Kind
B2
Abstract

An electrical propulsion system includes an electrical motor configured to drive one or more propellers of the aircraft, a capacitor configured to stabilize a direct current (DC) bus voltage, a first inverter circuit coupled to the capacitor and configured to convert the DC bus voltage to alternate current (AC) voltages to drive a first set of stator windings of the electrical motor, in response to a first pulse width modulation (PWM) vector, and a second inverter circuit coupled to the capacitor and configured to convert the DC bus voltage to AC voltages to drive a second set of stator windings of the electrical motor, in response to a second PWM vector. The first PWM vector and the second PWM vector are substantially equal and opposite vectors.

Claims (59)

1. A method for controlling an inverter circuit, comprising:

detecting whether a fault occurs on one of a plurality of switches in the inverter circuit;

disconnecting the inverter circuit from a power source, in response to a detection of a single-phase short-circuit fault; and

discharging a bus voltage across a capacitor of the inverter circuit after the inverter circuit is disconnected from the power source by:

using a first discharging circuit to provide a first discharging path, in response to a confirmation that the inverter circuit is disconnected from the power source; and

using a second discharging circuit to provide a second discharging path in parallel to the first discharging path, in response to the bus voltage being lower than a threshold value.

2. The method of claim 1 , wherein the first discharging circuit comprises a discharging resistor and a first switch connected to the discharging resistor in series, and the discharging the bus voltage across the capacitor further comprises:

closing the first switch in the first discharging circuit to provide the first discharging path, in response to the confirmation that the inverter circuit is disconnected from the power source.

3. The method of claim 1 , wherein the second discharging circuit comprises a discharge component and a second switch connected in series, and the discharging the bus voltage across the capacitor further comprises:

closing the second switch in the second discharging circuit to provide the second discharging path in parallel to the first discharging path, in response to the bus voltage being lower than the threshold value.

4. The method of claim 3 , wherein the discharge component comprises a transient voltage suppressor diode (TVS), a metal oxide varistor (MOV), a low-resistance value device, or any combination thereof.

5. The method of claim 3 , wherein the discharging the bus voltage across the capacitor further comprises:

monitoring the bus voltage across the capacitor by a comparator circuit to determine whether to discharge energy stored in the capacitor through the second discharging circuit.

6. The method of claim 5 , wherein the discharging the bus voltage across the capacitor further comprises:

providing a first voltage by a resistor voltage divider comprising resistors connected in series, wherein the first voltage is a fixed fraction of the bus voltage; and

comparing the first voltage and a reference voltage by a comparator to output an output signal in response to the first voltage being lower than the reference voltage.

7. The method of claim 6 , wherein the discharging the bus voltage across the capacitor further comprises:

receiving, by a logic circuit, the output signal from the comparator and a command signal from a control circuit; and

outputting, by the logic circuit, a control signal according to the output signal and the command signal to selectively turn on the second switch in the second discharging circuit.

8. An integrated circuit, comprising circuitry for performing a method for controlling an inverter circuit, the circuitry is configured to:

detect whether a fault occurs on one of a plurality of switches in the inverter circuit;

disconnect the inverter circuit from a power source, in response to a detection of a single-phase short-circuit fault; and

control the inverter circuit to discharge a bus voltage across a capacitor of the inverter circuit after the inverter circuit is disconnected from the power source by:

using a first discharging circuit to provide a first discharging path, in response to a confirmation that the inverter circuit is disconnected from the power source; and

using a second discharging circuit to provide a second discharging path in parallel to the first discharging path, in response to the bus voltage being lower than a threshold value.

9. The integrated circuit of claim 8 , wherein the first discharging circuit comprises a discharging resistor and a first switch connected to the discharging resistor in series, and the inverter circuit is controlled to discharge the bus voltage across the capacitor by:

closing the first switch in the first discharging circuit to provide the first discharging path in response to the confirmation that the inverter circuit is disconnected from the power source.

10. The integrated circuit of claim 8 , wherein the second discharging circuit comprises a discharge component and a second switch connected in series, and the inverter circuit is controlled to discharge the bus voltage across the capacitor by:

closing the second switch in the second discharging circuit to provide the second discharging path, in response to the bus voltage being lower than the threshold value.

11. The integrated circuit of claim 10 , wherein the discharge component comprises a transient voltage suppressor diode (TVS), a metal oxide varistor (MOV), a low-resistance value device, or any combination thereof.

12. The integrated circuit of claim 10 , wherein the bus voltage across the capacitor is discharged by:

monitoring the bus voltage across the capacitor by a comparator circuit to determine whether to discharge energy stored in the capacitor through the second discharging circuit.

13. The integrated circuit of claim 12 , wherein the bus voltage across the capacitor is discharged by:

providing a first voltage by a resistor voltage divider comprising resistors connected in series, wherein the first voltage is a fixed fraction of the bus voltage; and

comparing the first voltage and a reference voltage by a comparator to output an output signal in response to the first voltage being lower than the reference voltage.

14. The integrated circuit of claim 13 , wherein the bus voltage across the capacitor is discharged by:

receiving, by a logic circuit, the output signal from the comparator and a command signal from a control circuit; and

outputting, by the logic circuit, a control signal according to the output signal and the command signal to selectively turn on the second switch in the second discharging circuit.

15. An inverter circuit for a propulsion system for an aircraft, comprising:

a capacitor configured to stabilize a direct current (DC) bus voltage;

a plurality of switches forming a plurality of phase legs, wherein at least one of the phase legs comprises an upper switch arranged between a positive terminal of the capacitor and an AC output terminal of the phase leg and a lower switch arranged between a negative terminal of the capacitor and the AC output terminal of the phase leg; and

a first discharging circuit coupled to the capacitor in parallel and configured to provide a first discharging path for discharging energy stored in the capacitor,

wherein the plurality of switches are controlled to short the capacitor in response to the DC bus voltage being lower than a first threshold value in a fault condition associated with the inverter circuit.

16. The inverter circuit of claim 15 , wherein the first discharging circuit comprises a discharging resistor and a first switch connected to the discharging resistor in series, and in response to a single-phase short, the inverter circuit is configured to discharge the capacitor by closing the first switch.

17. The inverter circuit of claim 15 , further comprising:

a second discharging circuit coupled to the capacitor in parallel and configured to provide a second discharging path for discharging energy stored in the capacitor.

18. The inverter circuit of claim 17 , wherein the second discharging circuit comprises a discharge component and a second switch connected in series.

19. The inverter circuit of claim 18 , wherein the discharge component comprises a transient voltage suppressor diode (TVS), a metal oxide varistor (MOV), a low-resistance value device, or any combination thereof.

20. The inverter circuit of claim 17 , further comprising:

a comparator circuit configured to monitor the DC bus voltage across the capacitor to determine whether to discharge the energy stored in the capacitor through the second discharging circuit.

21. The inverter circuit of claim 20 , wherein the comparator circuit comprises:

a resistor voltage divider comprising resistors connected in series to provide a first voltage, wherein the first voltage is a fixed fraction of the DC bus voltage; and

a comparator coupled to the resistor voltage divider and configured to:

compare the first voltage outputted from the resistor voltage divider and a reference voltage, and

output an output signal in response to the first voltage being lower than the reference voltage.

22. The inverter circuit of claim 21 , wherein the comparator circuit further comprises:

a logic circuit coupled to the comparator and configured to:

receive the output signal from the comparator and a command signal from a control circuit, and

output a control signal according to the output signal and the command signal to selectively turn on a switch of the second discharging circuit.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF ASSIGNEE ARCHER AVIATION INC. PREVIOUSLY RECORDED ON REEL 68154 FRAME 982. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT.. Recorded Mar 30, 2026
From: TEPE, ALAN; SPITERI, STEPHEN; WU, WEI; MARIUS, DIEDERIK
To: ARCHER AVIATION INC.
Reel/Frame 075300/0679 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2024
From: TEPE, ALAN; SPITERI, STEPHEN; WU, WEI; MARIUS, DIEDERIK
To: ARCHER AVIATION INC.
Reel/Frame 068154/0982 →
Continuity (4)
Continuation 18363535 · Aug 1, 2023
Provisional Application 63378680 · Oct 7, 2022
Provisional Application 63378536 · Oct 6, 2022
Related Publication 20250153853A1 · May 15, 2025
References Cited (11)
US 8269434B2 · Welchko et al. · 2012 [cited by applicant]
US 9985566B2 · Jiang · 2018 [cited by applicant]
US 20090033251A1 · Perisic et al. · 2009 [cited by applicant]
US 20190149063A1 · Onda et al. · 2019 [cited by applicant]
US 20200395878A1 · Takahashi · 2020 [cited by applicant]
US 20220077807A1 · Jeong et al. · 2022 [cited by applicant]
US 20220094297A1 · Lacaux · 2022 [cited by examiner]
US 20220185490A1 · Ricci et al. · 2022 [cited by applicant]
US 20230179137A1 · Faedo et al. · 2023 [cited by applicant]
EP 3820030A1 · 2021 [cited by applicant]
International Search Report and Written Opinion for PCT application No. PCT/US2023/076196, dated Mar. 21, 2024, 17 pages. [cited by applicant]