IP Library Granted Patent US 12,424,724
Granted Patent B2
US 12,424,724 · App. 18/366,965 · Granted Sep 23, 2025

Quadrature couplers and methods of operation

Inventors: Joseph Staudinger (Gilbert, AZ); Michael Lee Fraser (Tempe, AZ)
Assignee: NXP USA, INC.
H01P5/16H03F3/20
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,424,724
App. No.
18/366,965
Granted
Sep 23, 2025
Kind
B2
Abstract

A quadrature coupler includes four ports, four inductors, and six capacitors. The first through third capacitors are coupled in series between the first and fourth ports. A first intermediate node is between the first and second capacitors. A second intermediate node is between the second and third capacitors. The fourth through sixth capacitors are coupled in series between the second and third ports. A third intermediate node is between the fourth and fifth capacitors, and a fourth intermediate node is between the fifth and sixth capacitors. The first inductor is coupled between the first and second ports. The second inductor is coupled between the first and third intermediate nodes. The third inductor is coupled between the second and fourth intermediate nodes. The fourth inductor is coupled between the fourth and third ports. Variable tuning networks may be coupled between the first and fourth ports and the second and third ports.

Claims (86)

1. A quadrature coupler comprising:

first, second, third, and fourth ports;

first, second, third, and fourth inductors; and

first, second, third, fourth, fifth, and sixth capacitors, wherein

the first, second, and third capacitors are coupled in series between the first port and the fourth port, with a first intermediate node between the first and second capacitors, and with a second intermediate node between the second and third capacitors,

the fourth, fifth, and sixth capacitors are coupled in series between the second port and the third port, with a third intermediate node between the fourth and fifth capacitors, and with a fourth intermediate node between the fifth and sixth capacitors,

the first inductor is coupled between the first port and the second port,

the second inductor is coupled between the first intermediate node and the third intermediate node,

the third inductor is coupled between the second intermediate node and the fourth intermediate node, and

the fourth inductor is coupled between the fourth port and the third port.

2. The quadrature coupler of claim 1 , wherein:

the quadrature coupler is configured to receive an input radio frequency signal, divide power of the input RF signal into first and second output RF signals, impart a 90 degree phase difference between the first and second output RF signals, and provide the first and second output RF signals to the second and third ports.

3. The quadrature coupler of claim 1 , further comprising:

a first variable tuning network coupled between the first port and the fourth port; and

a second variable tuning network coupled between the second port and the third port.

4. The quadrature coupler of claim 3 , wherein:

the first variable tuning network is connected between the first port and the fourth port, and the second variable tuning network is connected between the second port and the third port.

5. The quadrature coupler of claim 3 , wherein:

the first variable tuning network is connected between the first intermediate node and the second intermediate node, and

the second variable tuning network is connected between the third intermediate node and the fourth intermediate node.

6. The quadrature coupler of claim 3 , wherein the first variable tuning network includes a first non-linear reactance component, and the second variable tuning network includes a second non-linear reactance component.

7. The quadrature coupler of claim 6 , wherein the first non-linear reactance component is controlled with a first bias voltage, and the second non-linear reactance component is controlled with a second bias voltage.

8. The quadrature coupler of claim 3 , wherein the first variable tuning network includes a seventh capacitor and a first switch, and the second variable tuning network includes an eighth capacitor and a second switch.

9. The quadrature coupler of claim 8 , wherein:

the seventh capacitor and the first switch are connected in parallel; and

the eighth capacitor and the second switch are connected in parallel.

10. The quadrature coupler of claim 8 , wherein:

the seventh capacitor and the first switch are connected in series; and

the eighth capacitor and the second switch are connected in series.

11. The quadrature coupler of claim 3 , wherein:

the first variable tuning network and the second variable tuning network are controllable to have a same capacitance value at any given time.

12. The quadrature coupler of claim 3 , wherein the first variable tuning network and the second variable tuning network tune a coupling factor of the quadrature coupler.

13. The quadrature coupler of claim 3 , wherein the first variable tuning network includes a first plurality of capacitors and switches to provide a first tunable capacitance, and the second variable tuning network includes a second plurality of capacitors and switches to provide a second tunable capacitance.

14. The quadrature coupler of claim 1 , wherein:

the first, third, fourth, and sixth capacitors each have a first capacitance value;

the second and fifth capacitors each have a second capacitance value that is different from the first capacitance value;

the first and fourth inductors each have a first inductance value; and

the second and third inductors each have a second inductance value that is different from the first inductance value.

15. A power amplifier comprising:

a first amplifier with a first amplifier input;

a second amplifier with a second amplifier input;

a quadrature coupler that includes

a first port,

a second port coupled to the first amplifier input,

a third port coupled to the second amplifier input,

a fourth port,

first, second, third, and fourth inductors, and

first, second, third, fourth, fifth, and sixth capacitors, wherein

the first, second, and third capacitors are coupled in series between the first port and the fourth port, with a first intermediate node between the first and second capacitors, and with a second intermediate node between the second and third capacitors,

the fourth, fifth, and sixth capacitors are coupled in series between the second port and the third port, with a third intermediate node between the fourth and fifth capacitors, and with a fourth intermediate node between the fifth and sixth capacitors,

the first inductor is coupled between the first port and the second port,

the second inductor is coupled between the first intermediate node and the third intermediate node,

the third inductor is coupled between the second intermediate node and the fourth intermediate node, and

the fourth inductor is coupled between the fourth port and the third port.

16. The power amplifier of claim 15 , further comprising:

a first variable tuning network coupled between the first port and the fourth port;

a second variable tuning network coupled between the second port and the third port;

a controller that controls states of the first variable tuning network and the second variable tuning network; and

a digital interface coupled to the controller.

17. The power amplifier of claim 16 , wherein:

the first variable tuning network includes a seventh capacitor and a first switch; and

the second variable tuning network includes an eighth capacitor and a second switch.

18. The power amplifier of claim 16 , wherein:

the first variable tuning network includes a first non-linear reactance component; and

the second variable tuning network includes a second non-linear reactance component.

19. A method of operating a quadrature coupler that has first, second, third, and fourth ports, the method comprising:

controlling a capacitance value of a first variable tuning network that is coupled between the first port and the fourth port to tune a coupling factor of the quadrature coupler, wherein the first variable tuning network includes a first capacitor; and

controlling a capacitance value of a second variable tuning network that is coupled between the third port and the fourth port to tune the coupling factor of the quadrature coupler, wherein the second variable tuning network includes a second capacitor,

wherein the quadrature coupler further includes

first, second, third, and fourth inductors, and

third, fourth, fifth, sixth, seventh, and eighth capacitors, wherein

the third, fourth, and fifth capacitors are coupled in series between the first port and the fourth port, with a first intermediate node between the third and fourth capacitors, and with a second intermediate node between the fourth and fifth capacitors,

the sixth, seventh, and eighth capacitors are coupled in series between the second port and the third port, with a third intermediate node between the sixth and seventh capacitors, and with a fourth intermediate node between the seventh and eighth capacitors,

the first inductor is coupled between the first port and the second port,

the second inductor is coupled between the first intermediate node and the third intermediate node,

the third inductor is coupled between the second intermediate node and the fourth intermediate node, and

the fourth inductor is coupled between the fourth port and the third port.

20. The method of claim 19 , wherein:

the first variable tuning network includes a first switch connected in parallel with the first capacitor, and controlling the capacitance value of the first variable tuning network comprises controlling the first switch; and

the second variable tuning network includes a second switch connected in parallel with the second capacitor, and controlling the capacitance value of the second variable tuning network comprises controlling the second switch.

21. The method of claim 19 , wherein:

the first variable tuning network includes a first switch connected in series with the first capacitor, and controlling the capacitance value of the first variable tuning network comprises controlling the first switch; and

the second variable tuning network includes a second switch connected in series with the second capacitor, and controlling the capacitance value of the second variable tuning network comprises controlling the second switch.

22. The method of claim 19 , wherein:

the first variable tuning network includes a first non-linear reactance component with a first variable capacitance value that is controlled with a first bias voltage, and controlling the first variable capacitance value of the first non-linear reactance component comprises providing the first bias voltage; and

the second variable tuning network includes a second non-linear reactance component with a second variable capacitance value that is controlled with a second bias voltage, and controlling the second variable capacitance value of the second non-linear reactance component comprises providing the second bias voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2023
From: STAUDINGER, JOSEPH; FRASER, MICHAEL LEE
To: NXP USA, INC.
Reel/Frame 064521/0836 →
Continuity (1)
Related Publication 20250055171A1 · Feb 13, 2025
References Cited (15)
US 8704575B2 · Hur et al. · 2014 [cited by applicant]
US 11757422B2 · Malladi · 2023 [cited by examiner]
US 20160099820A1 · Chakrabarti et al. · 2016 [cited by applicant]
US 20160379744A1 · Vaesen · 2016 [cited by applicant]
US 20170163235A1 · Zhou et al. · 2017 [cited by applicant]
US 20180006352A1 · Issakov · 2018 [cited by examiner]
US 20180358676A1 · Laighton et al. · 2018 [cited by applicant]
US 20200014338A1 · Datta · 2020 [cited by applicant]
US 20230115944A1 · Malladi et al. · 2023 [cited by applicant]
Yi Xiang et al.: “A 3.4-4.6GHz In-Band Full-Duplex Front-End in CMOS Using a Bi-Directional Frequency Converter”, 2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), IEEE, Aug. 4, 2020, pp. 47-50. [cited by applicant]
Chiang, Yi-Chyun, et al; “Design of a Wide-Band Lumped-Element 3-dB Quadrature Coupler”; IEEE Transactions Onmicrowave Theory and Techniques, vol. 49, No. 3; 4 pages (Mar. 2001). [cited by applicant]
Hou, Jian-An et al; “A Compact Quadrature Hybrid Based on High-Pass and Low-Pass Lumped Elements”, IEEE Microwave and Wireless Components Letters, vol. 17, No. 8, 4 pages (Aug. 2007). [cited by applicant]
Hsieh, Hsieh-Hung et al. “A Compact Quadrature Hybrid MMIC Using CMOS Active Inductors”, IEEE Transactions on Microwave Theory and Techniques, vol. 55, No. 6, Jun. 2007, 8 pgs. [cited by applicant]
Scheeler, Robert et al. “GaAs MMIC Tunable Directions Coupler”, IEEE, (Jun. 2012), 3 pgs. [cited by applicant]
Tung, Wei-Shin et al. “Design of Microwave Wide-Band Quadrature Hybrid Using Planar Transformer Coupling Method”, IEEE Transactions on Microwave Theory and Techniques, vol. 51, No. 7, Jul. 2003, 6 pgs. [cited by applicant]