IP Library Granted Patent US 12,426,428
Granted Patent B2
US 12,426,428 · App. 17/886,850 · Granted Sep 23, 2025

Multi-color LED pixel unit and micro-LED display panel

Inventors: Qiming Li (Albuquerque, NM); Qunchao Xu (Shanghai, CN)
Assignee: Jade Bird Display (Shanghai) Limited
H10H29/142
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,426,428
App. No.
17/886,850
Granted
Sep 23, 2025
Kind
B2
Abstract

A method for fabricating a micro-light emitting diode (LED) display panel, including: forming a stack structure on a wafer substrate, the stack structure including a first metal layer, a first type of light emitting layer, a second metal layer, and a second type of light emitting layer in an order from bottom to top; forming a plurality of trenches in the stack structure, the plurality of trenches defining a plurality of micro LED display panel areas; patterning the second type of light emitting layer and the second metal layer; selectively etching the stack structure to expose a side surface of the first metal layer, thereby forming a plurality of first LEDs and a plurality of second LEDs in each micro LED display panel area; and cutting the wafer substrate to form a plurality of micro LED display panels.

Claims (62)

1. A method for fabricating a micro light emitting diode (LED) display panel, comprising:

forming a stack structure on a wafer substrate, the stack structure comprising a first metal layer, a first type of light emitting layer, a second metal layer, and a second type of light emitting layer in an order from bottom to top;

forming a plurality of trenches in the stack structure, the plurality of trenches defining a plurality of micro LED display panel areas;

after forming the plurality of trenches in the stack structure, patterning the second type of light emitting layer and the second metal layer until portions of top surfaces of the first type of light emitting layer are exposed;

after patterning the second type of light emitting layer and the second metal layer, selectively etching the stack structure to expose a side surface of the first metal layer, thereby forming a plurality of first LEDs and a plurality of second LEDs in each of the micro LED display panel areas, each of the first LEDs including the first metal layer and the first type of light emitting layer, and each of the second LEDs including the first metal layer, the first type of light emitting layer, the second metal layer, and the second type of light emitting layer;

removing a portion of the second type of light emitting layer in at least one of the second LEDs, to expose a top portion of the second metal layer in the second LED;

forming a first electrical connector on the exposed top portion and a side wall of the second metal layer in the second LED, and on side walls of the first type of light emitting layer and the first metal layer in the second LED, to electrically connect the first metal layer and the second metal layer in the second LED; and

cutting the wafer substrate to form a plurality of micro LED display panels.

2. The method of claim 1 , wherein the forming the stack structure on the wafer substrate comprises:

sequentially forming the first metal layer and the first type of light emitting layer on the wafer substrate;

forming a first metal bonding layer on top of the first type of light emitting layer;

forming the second type of light emitting layer and a second metal bonding layer on a first base from bottom to top of the first base;

bonding the first metal bonding layer and the second metal bonding layer to form the second metal layer; and

removing the first base.

3. The method of claim 2 , wherein the forming the first metal layer and the first type of light emitting layer on the wafer substrate from bottom to top comprises:

forming a third metal bonding layer on the wafer substrate;

forming the first type of light emitting layer and a fourth metal bonding layer on a second base from bottom to top of the first base;

bonding the third metal bonding layer and the fourth metal bonding layer to form the first metal layer; and

removing the second base.

4. The method of claim 2 , further comprising:

before forming the first metal bonding layer on top of the first type of light emitting layer, thinning the first type of light emitting layer.

5. The method of claim 2 , further comprising:

thinning the second type of light emitting layer.

6. The method of claim 2 , further comprising:

forming micro-gap structures in at least one of the first type of light emitting layer or the second type of light emitting layer.

7. The method of claim 2 , further comprising:

forming micro-gap structures in both of the first type of light emitting layer and the second type of light emitting layer,

wherein the micro-gap structures in the first type of light emitting layer are staggered relative to the micro-gap structures in the second type of light emitting layer.

8. The method of claim 1 , further comprising:

forming a top electrode layer on top of at least one first LED and at least one second LED in each micro LED display panel area.

9. The method of claim 8 , further comprising:

forming an isolation layer covering at least one first LED and at least one second LED;

forming a first opening and a second opening in the isolation layer, the first opening exposing a portion of the first type of light emitting layer in the first LED, and the second opening exposing a portion of the second type of light emitting layer in the second LED; and

forming the top electrode layer on the wafer substrate, the top electrode layer contacting the first type of light emitting layer in the first LED via the first opening and contacting the second type of light emitting layer in the second LED via the second opening.

10. The method of claim 1 , wherein the stack structure further comprises a third metal layer formed on top of the second type of light emitting layer, and a third type of light emitting layer formed on top of the third metal layer,

the method further comprising patterning the third type of light emitting layer and the third metal layer until a portion of the second type of light emitting layer is exposed, and

the selectively etching the stack structure further comprising selectively etching the stack structure to form the plurality of first LEDs, the plurality of second LEDs, and a plurality of third LEDs, each third LED including the first metal layer, the first type of light emitting layer, the second metal layer, the second type of light emitting layer, the third metal layer, and the third type of light emitting layer.

11. The method of claim 10 , wherein the forming the stack structure on the wafer substrate comprises:

forming the first metal layer, the first type of light emitting layer, the second metal layer, the second type of light emitting layer on the wafer substrate from bottom to top;

forming a first metal bonding layer on the second type of light emitting layer;

forming the third type of light emitting layer and a second metal bonding layer on a base from bottom to top of the base;

bonding the first metal bonding layer and the second metal layer to form the third metal layer; and

removing the base.

12. The method of claim 10 , further comprising:

thinning at least one of the first type of light emitting layer, the second type of light emitting layer, or the third type of light emitting layer.

13. The method of claim 10 , further comprising:

forming micro-gap structures in at least one of the first type of light emitting layer, the second type of light emitting layer, or the third type of light emitting layer.

14. The method of claim 10 , further comprising:

forming micro-gap structures in all of the first type of light emitting layer, the second type of light emitting layer, and the third type of light emitting layer,

wherein the micro-gap structures in the first type of light emitting layer are staggered relative to the micro-gap structures in the second type of light emitting layer, and

wherein the micro-gap structures in the second type of light emitting layer are staggered relative to the micro-gap structures in the third type of light emitting layer.

15. The method of claim 10 , further comprising:

electrically connecting the first metal layer, the second metal layer, and the third metal layer in each third LED.

16. The method of claim 15 , wherein the electrically connecting the first metal layer, the second metal layer, and the third metal layer in at least one of the third LEDs comprises:

removing a portion of the third type of light emitting layer in the third LED, so as to expose a top portion of the third metal layer in the third LED; and

forming a second electrical connector on the exposed top and a side wall of the third metal layer in the third LED, and on side walls of the second type of light emitting layer, the second metal layer, the first type of light emitting layer, and the first metal layer in the third LED.

17. The method of claim 10 , further comprising:

forming a top electrode layer on top of at least one first LED, at least one second LED, and at least one third LED in each micro LED display panel area.

18. The method of claim 17 , further comprising:

forming an isolation layer covering at least one first LED, at least one second LED, and at least one third LED;

forming a first opening, a second opening, and a third opening in the isolation layer, the first opening exposing a portion of the first type of light emitting layer in the first LED, the second opening exposing a portion of the second type of light emitting layer in the second LED, and the third opening exposing a portion of the third type of light emitting layer in the third LED; and

forming the top electrode layer on the wafer substrate, the top electrode layer contacting the first type of light emitting layer in the first LED via the first opening, contacting the second type of light emitting layer in the second LED via the second opening, and contacting the third type of light emitting layer in the third LED via the third opening.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2026
From: JADE BIRD DISPLAY (SHANGHAI) LIMITED
To: HUE INC.
Reel/Frame 075373/0207 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2022
From: HONG KONG BEIDA JADE BIRD DISPLAY LIMITED
To: JADE BIRD DISPLAY (SHANGHAI) LIMITED
Reel/Frame 060795/0301 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2022
From: LI, QIMING; XU, QUNCHAO
To: HONG KONG BEIDA JADE BIRD DISPLAY LIMITED
Reel/Frame 060795/0378 →
Continuity (3)
Continuation In Part 17840516 · Jun 14, 2022
Continuation In Part 16567123 · Sep 11, 2019
Related Publication 20220392952A1 · Dec 8, 2022
References Cited (49)
US 20050012465A1 · Uchida · 2005 [cited by applicant]
US 20050121662A1 · Park · 2005 [cited by examiner]
US 20070042520A1 · Oh et al. · 2007 [cited by applicant]
US 20080173884A1 · Chitnis · 2008 [cited by examiner]
US 20080268282A1 · Spindler · 2008 [cited by examiner]
US 20080297036A1 · Noh et al. · 2008 [cited by applicant]
US 20090078955A1 · Fan · 2009 [cited by examiner]
US 20120098011A1 · Choi et al. · 2012 [cited by applicant]
US 20120229014A1 · Shiratori et al. · 2012 [cited by applicant]
US 20120267665A1 · Lin et al. · 2012 [cited by applicant]
US 20150054815A1 · Toyoda et al. · 2015 [cited by applicant]
US 20150108917A1 · Hamer · 2015 [cited by applicant]
US 20160118613A1 · Nam · 2016 [cited by applicant]
US 20170025567A1 · Lu · 2017 [cited by examiner]
US 20170069612A1 · Zhang et al. · 2017 [cited by applicant]
US 20170213868A1 · Damilano · 2017 [cited by examiner]
US 20170293171A1 · Yamazaki et al. · 2017 [cited by applicant]
US 20180226024A1 · Tang · 2018 [cited by applicant]
US 20180269352A1 · Tian · 2018 [cited by examiner]
US 20190053347A1 · Lee et al. · 2019 [cited by applicant]
US 20190165207A1 · Kim et al. · 2019 [cited by applicant]
US 20190198561A1 · Wildeson et al. · 2019 [cited by applicant]
US 20190198565A1 · Lee et al. · 2019 [cited by applicant]
US 20190198709A1 · Wildeson · 2019 [cited by examiner]
US 20190206849A1 · Jang · 2019 [cited by examiner]
US 20210074761A1 · Li et al. · 2021 [cited by applicant]
US 20220392952A1 · Li et al. · 2022 [cited by applicant]
CN 102456841A · 2012 [cited by applicant]
CN 102683611A · 2012 [cited by applicant]
CN 102916088 · 2013 [cited by examiner]
CN 104681724A · 2015 [cited by applicant]
CN 106531772A · 2017 [cited by applicant]
CN 109148506A · 2019 [cited by applicant]
CN 109417082A · 2019 [cited by applicant]
CN 110603639 · 2019 [cited by examiner]
CN 110767670A · 2020 [cited by applicant]
CN 111788690A · 2020 [cited by applicant]
CN 108847134 · 2021 [cited by examiner]
CN 114730787A · 2022 [cited by applicant]
CN 114730815A · 2022 [cited by applicant]
CN 114788002A · 2022 [cited by applicant]
CN 114788010A · 2022 [cited by applicant]
JP 2005004062A · 2005 [cited by applicant]
JP 2017028287A · 2017 [cited by applicant]
TW 201935719A · 2019 [cited by applicant]
International Search Report dated Jan. 15, 2021, in counterpart International Application No. PCT/IB2020/000733. [cited by applicant]
PCT Written Opinion dated Jan. 15, 2021, in counterpart International Application No. PCT/IB2020/000733. [cited by applicant]
International Search Report and Written Opinion of counterpart PCT application No. PCT/IB2023/058178 dated Dec. 7, 2023. [cited by applicant]
Extended European search report in European Application No. 20863848.6, dated Mar. 1, 2023. [cited by applicant]