IP Library Granted Patent US 12,430,276
Granted Patent B2
US 12,430,276 · App. 18/346,616 · Granted Sep 30, 2025

Multi-host networking systems and methods

Inventor: Avraham Ganor (Shoham, IL)
Assignee: MELLANOX TECHNOLOGIES, LTD.
G06F13/4221G06F13/4022G06F2213/0024
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,430,276
App. No.
18/346,616
Granted
Sep 30, 2025
Kind
B2
Abstract

Systems and method are provided. An illustrative system includes a first compute node having a first processing unit, a first compute node port, and a first peripheral component interconnect bus configured to carry data between the first processing unit and the first compute node port. The system may further include a multi-host device having a first multi-host port, where the first multi-host port is configured to connect with the first compute node port via a first peripheral component interconnect cable, a network port, where the network port is configured to receive a network interface of a networking cable, and processing circuitry configured to translate and carry data between the first multi-host port and the network port.

Claims (62)

1. A system, comprising:

a first compute node, comprising:

a first processing unit;

a first compute node port; and

a first peripheral component interconnect bus configured to carry data between the first processing unit and the first compute node port;

a second compute node, comprising:

a second processing unit;

a second compute node port; and

a second peripheral component interconnect bus configured to carry data between the second processing unit and the second compute node port; and

a multi-host device, comprising:

a first multi-host port, wherein the first multi-host port is configured to connect with the first compute node port via a first peripheral component interconnect cable;

a second multi-host port, wherein the second multi-host port is configured to connect with the second compute node port via a second peripheral component interconnect cable;

a network port, wherein the network port is configured to receive a network interface of a networking cable; and

processing circuitry configured to translate and carry data between the network port and each of the first multi-host port and the second multi-host port thereby enabling the first compute node and the second compute node to share resources of the processing circuitry for performing networking functions.

2. The system of claim 1 , wherein independent serviceability of the first compute node and the second compute node is maintained even though the first compute node and the second compute node share resources of the processing circuitry for performing networking functions.

3. The system of claim 1 , wherein the processing circuitry is further configured to combine data arriving from the first multi-host port and second multi-host port and transmit the combined data through the network port.

4. The system of claim 1 , wherein the processing circuitry is further configured to distribute data arriving from the network port between the first multi-host port and second multi-host port.

5. The system of claim 1 , further comprising:

a top of rack (TOR) switch configured to communicate with the first compute node and the second compute node via the multi-host device.

6. The system of claim 5 , wherein the TOR switch comprises a TOR network port configured to receive a second network interface of the networking cable and wherein communications between the TOR switch and the multi-host device are carried by the networking cable.

7. The system of claim 5 , wherein the TOR switch is further connected to a packet-based communication network.

8. The system of claim 1 , wherein the first compute node further comprises an auxiliary card, wherein the auxiliary card comprises the first compute node port, and wherein the auxiliary card connects with the first peripheral component interconnect bus via a peripheral component interconnect bus edge-connector.

9. The system of claim 8 , wherein the auxiliary card further comprises a re-timer unit that routes the first peripheral component interconnect bus out of the first compute node to the first compute node port.

10. The system of claim 9 , wherein the re-timer unit comprises an amplifier that compensates for signal loss introduced by the first peripheral component interconnect bus or the first peripheral component interconnect cable.

11. The system of claim 1 , wherein the first processing unit comprises a Central Processing Unit (CPU) and wherein the first compute node and multi-host device are provided on separate server enclosures.

12. A system, comprising:

a switch node comprising:

a network port;

a processing unit in communication with the network port;

a first set of additional ports coupled with the processing unit, wherein the processing unit provides switching capabilities for data or data requests received at the first set of additional ports; and

a second set of additional ports coupled with the processing unit, wherein at least one port from the second set of additional ports connects the switch node with a compute node via a peripheral component interconnect cable, and wherein the processing unit distributes at least some processing tasks associated with providing the switching capabilities to the compute node by providing at least a portion of the data or data requests to the compute node through the peripheral component interconnect cable.

13. The system of claim 12 , wherein the compute node comprises an auxiliary card and wherein the auxiliary card connects with the processing unit via a peripheral component interconnect bus edge-connector.

14. The system of claim 13 , wherein the auxiliary card comprises a re-timer unit with an amplifier that compensates for signal loss by the peripheral component interconnect bus or the peripheral component interconnect cable.

15. The system of claim 12 , further comprising a second compute node, wherein the processing unit distributes the at least some processing tasks associated with providing the switching capabilities between the compute node and the second compute node.

16. The system of claim 15 , wherein the second compute node is connected to the switch via the second set of additional ports and a second peripheral component interconnect cable and wherein the compute node and the second compute node are synchronized through operations of the processing unit.

17. A system, comprising:

a first switch node, comprising:

a first processing unit;

a first switch node port; and

a first peripheral component interconnect bus configured to carry data between the first processing unit and the first switch node port;

a second switch node, comprising:

a second processing unit;

a second switch node port; and

a second peripheral component interconnect bus configured to carry data between the second processing unit and the second switch node port; and

a multi-host device, comprising:

a first multi-host port, wherein the first multi-host port is configured to connect with the first switch node port via a first peripheral component interconnect cable;

a second multi-host port, wherein the second multi-host port is configured to connect with the second switch node port via a second peripheral component interconnect cable;

a network port, wherein the network port is configured to receive a network interface of a networking cable; and

processing circuitry to translate and carry data between the network port and each of the first multi-host port and the second multi-host port thereby enabling the first switch node and the second switch node to share resources of the processing circuitry for performing at least one of data compression functions, data decompression functions, data encryption functions, and data decryption functions.

18. The system of claim 17 , wherein the processing circuitry further enforces data security provisions for the first switch node and the second switch node without requiring the first switch node or the second switch node to natively support the data security provisions.

19. The system of claim 18 , wherein the processing circuitry services switching requests of the first switch node and the second switch node.

20. The system of claim 19 , wherein the processing circuitry provides the data compression functions and the data decompression functions to the first switch node and the second switch node.

21. A system, comprising:

a plurality of compute nodes, each of the plurality of compute nodes comprising:

a processing unit;

a compute node port; and

a peripheral component interconnect bus configured to carry data between the processing unit and the compute node port; and

a multi-host Network Interface Controller (NIC) card, comprising:

a first multi-host port, wherein the first multi-host port is configured to connect with the compute node port of a first compute node in the plurality of compute nodes via a first peripheral component interconnect cable;

a second multi-host port, wherein the second multi-host port is configured to connect with the compute node port of a second compute node in the plurality of compute nodes via a second peripheral component interconnect cable;

a network port, wherein the network port is configured to receive a network interface of a networking cable; and

processing circuitry configured to translate and carry data between the network port and each of the first multi-host port and the second multi-host port thereby enabling the first compute node and the second compute node to share resources of the processing circuitry for performing networking functions, wherein each of the plurality of compute nodes are stand-alone entities in an enclosure unit that are independently serviceable.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2023
From: GANOR, AVRAHAM
To: MELLANOX TECHNOLOGIES, LTD.
Reel/Frame 064175/0247 →
Continuity (2)
Continuation In Part 17183552 · Feb 24, 2021
Related Publication 20230350833A1 · Nov 2, 2023
References Cited (45)
US 7046668B2 · Pettey et al. · 2006 [cited by applicant]
US 7103064B2 · Pettey et al. · 2006 [cited by applicant]
US 7457906B2 · Pettey et al. · 2008 [cited by applicant]
US 7493416B2 · Pettey · 2009 [cited by applicant]
US 7620064B2 · Pettey et al. · 2009 [cited by applicant]
US 7620066B2 · Pettey et al. · 2009 [cited by applicant]
US 7664909B2 · Pettey · 2010 [cited by applicant]
US 7706372B2 · Pettey et al. · 2010 [cited by applicant]
US 7782893B2 · Pettey et al. · 2010 [cited by applicant]
US 8032659B2 · Pettey · 2011 [cited by applicant]
US 8346884B2 · Pettey et al. · 2013 [cited by applicant]
US 8913615B2 · Pettey et al. · 2014 [cited by applicant]
US 9015350B2 · Pettey · 2015 [cited by applicant]
US 9106487B2 · Pettey · 2015 [cited by applicant]
US 9985820B2 · Itkin · 2018 [cited by applicant]
US 9998359B2 · Itkin et al. · 2018 [cited by applicant]
US 10148746B2 · Itkin et al. · 2018 [cited by applicant]
US 10387358B2 · Oved · 2019 [cited by applicant]
US 10831694B1 · Ganor et al. · 2020 [cited by applicant]
US 11093426B1 · Giffen · 2021 [cited by applicant]
US 11693812B2 · Ganor · 2023 [cited by applicant]
US 20020013858A1 · Anderson · 2002 [cited by applicant]
US 20100064070A1 · Yoshimura et al. · 2010 [cited by applicant]
US 20110185370A1 · Tamir et al. · 2011 [cited by applicant]
US 20140122833A1 · Davis · 2014 [cited by examiner]
US 20140129741A1 · Shahar et al. · 2014 [cited by applicant]
US 20150271244A1 · Bloch et al. · 2015 [cited by applicant]
US 20170052916A1 · Kollu · 2017 [cited by applicant]
US 20170116103A1 · Cencini · 2017 [cited by examiner]
US 20180213669A1 · Kochukunju et al. · 2018 [cited by applicant]
US 20190042506A1 · Devey et al. · 2019 [cited by applicant]
US 20190116241A1 · Bonomi et al. · 2019 [cited by applicant]
US 20190171601A1 · Nachimuthu · 2019 [cited by examiner]
US 20190261536A1 · Winkel et al. · 2019 [cited by applicant]
US 20200073840A1 · Mekad · 2020 [cited by examiner]
US 20200177525A1 · Morris · 2020 [cited by applicant]
US 20200409739A1 · Kamath et al. · 2020 [cited by applicant]
US 20210089239A1 · Liguori et al. · 2021 [cited by applicant]
US 20210255979A1 · Colenbrander · 2021 [cited by examiner]
US 20210271537A1 · Gong et al. · 2021 [cited by applicant]
US 20210397448A1 · Ramesh · 2021 [cited by applicant]
CN 106155959 · 2016 [cited by applicant]
Official Action for U.S. Appl. No. 17/183,552, dated Oct. 31, 0222 13 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/183,552, dated Feb. 23, 2023 8 pages. [cited by applicant]
Official Action with Machine Translation for China Patent Application No. 202210161612.3, dated Jun. 28, 2025, 16 pages. [cited by applicant]