IP Library Granted Patent US 12,431,880
Granted Patent B2
US 12,431,880 · App. 18/313,139 · Granted Sep 30, 2025

Phased array transceiver including a bidirectional phase shifter

Inventors: Samrat Dey (Santa Clara, CA); Venumadhav Bhagavatula (Santa Clara, CA); Siuchuang Ivan Lu (San Jose, CA); Sangwon Son (Palo Alto, CA)
Assignee: Samsung Electronics Co., Ltd.
H03K5/01H01P5/00H03K2005/00286
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,431,880
App. No.
18/313,139
Granted
Sep 30, 2025
Kind
B2
Abstract

A method, a phase shifter, and a user equipment (UE) are disclosed for transmitting and receiving signals in a phased array. The method includes receiving, by a balun of a phase shifter, a transmission single-ended input signal at a single-ended side of the balun and generating a transmission differential input signal at a differential side of the balun, generating, by a differential quadrature coupler of the phase shifter, a transmission in-phase signal and a transmission quadrature signal, based on the transmission differential input signal, and combining, by a differential attenuator of the phase shifter, the transmission in-phase signal and the transmission quadrature signal into a differential phase-shifted output signal.

Claims (63)

1. A method of transmitting and receiving signals in a phased array, the method comprising:

receiving, by a balun of a phase shifter, a transmission single-ended input signal at a single-ended side of the balun and generating a transmission differential input signal at a differential side of the balun;

generating, by a differential quadrature coupler of the phase shifter, a transmission in-phase signal and a transmission quadrature signal, based on the transmission differential input signal; and

combining, by a differential attenuator of the phase shifter, the transmission in-phase signal and the transmission quadrature signal into a differential phase-shifted output signal, the differential attenuator being connected to a transmission-output side of the differential quadrature coupler.

2. The method of claim 1 , wherein the phase shifter is shared between transmission and reception paths.

3. The method of claim 1 , further comprising:

causing, by a processor communicably coupled to the phase shifter, a switch of the phase shifter to be configured for a transmission; and

providing the differential phase-shifted output signal to a transmitting amplifier to be transmitted.

4. The method of claim 1 , further comprising:

causing, by a processor communicably coupled to the phase shifter, a switch to be configured for a reception;

splitting, by the differential attenuator, a reception differential input signal into a reception in-phase signal and a reception quadrature signal;

generating, by the differential quadrature coupler, a reception differential output signal, based on the reception in-phase signal and the reception quadrature signal; and

generating, by the balun, a reception single-ended output signal at the single-ended side of the balun, based on the reception differential output signal being input to the differential side of the balun.

5. The method of claim 1 , wherein the balun is connected to a transmission-input side of the differential quadrature coupler.

6. The method of claim 1 , wherein:

the differential attenuator is configured to be digitally controlled; and

the phase shifter is configured to generate a 360-degree phase range in steps of 22.5 degrees.

7. The method of claim 1 , wherein:

the differential quadrature coupler is a 90-degree hybrid coupler; and

the differential attenuator comprises a pi implementation.

8. The method of claim 1 , wherein:

a first phase-shifter interface corresponding to a transmission-input side of the differential quadrature coupler has a single-ended impedance that is equal to a first value; and

a second phase-shifter interface corresponding to a transmission-output side of the differential quadrature coupler has a differential impedance that is substantially equal to the first value.

9. A phase shifter for transmitting and receiving signals in a phased array, the phase shifter comprising:

a balun;

a differential quadrature coupler; and

a differential attenuator,

wherein the phase shifter is configured to:

receive a transmission single-ended input signal at a single-ended side of the balun and generate a transmission differential input signal at a differential side of the balun;

generate, by the differential quadrature coupler, a transmission in-phase signal and a transmission quadrature signal, based on the transmission differential input signal; and

combine, by the differential attenuator, the transmission in-phase signal and the transmission quadrature signal into a differential phase-shifted output signal, the differential attenuator being connected to a transmission-output side of the differential quadrature coupler.

10. The phase shifter of claim 9 , wherein the phase shifter is shared between transmission and reception paths.

11. The phase shifter of claim 9 , configured to:

transmit based on a processor communicably coupled to the phase shifter causing a switch of the phase shifter to be configured for a transmission; and

provide the differential phase-shifted output signal to a transmitting amplifier to be transmitted.

12. The phase shifter of claim 9 , configured to:

transmit based on a processor communicably coupled to the phase shifter causing a switch of the phase shifter to be configured for a reception;

split, by the differential attenuator, a reception differential input signal into a reception in-phase signal and a reception quadrature signal;

generate, by the differential quadrature coupler, a reception differential output signal, based on the reception in-phase signal and the reception quadrature signal; and

generate, by the balun, a reception single-ended output signal at the single-ended side of the balun, based on the reception differential output signal being input to the differential side of the balun.

13. The phase shifter of claim 9 , wherein the balun is connected to a transmission-input side of the differential quadrature coupler.

14. The phase shifter of claim 9 , wherein:

the differential attenuator is configured to be digitally controlled; and

the phase shifter is configured to generate a 360-degree phase range in steps of 22.5 degrees.

15. The phase shifter of claim 9 , wherein:

the differential quadrature coupler is a 90-degree hybrid coupler; and

the differential attenuator comprises a pi implementation.

16. The phase shifter of claim 9 , wherein:

a first phase-shifter interface corresponding to a transmission-input side of the differential quadrature coupler has a single-ended impedance that is equal to a first value; and

a second phase-shifter interface corresponding to a transmission-output side of the differential quadrature coupler has a differential impedance that is substantially equal to the first value.

17. A user equipment (UE) comprising a phase shifter, wherein the phase shifter is configured to:

receive a transmission single-ended input signal at a single-ended side of a balun and generate a transmission differential input signal at a differential side of the balun;

generate, by a differential quadrature coupler, a transmission in-phase signal and a transmission quadrature signal, based on the transmission differential input signal; and

combine, by a differential attenuator, the transmission in-phase signal and the transmission quadrature signal into a differential phase-shifted output signal, the differential attenuator being connected to a transmission-output side of the differential quadrature coupler.

18. The UE of claim 17 , wherein the phase shifter is shared between transmission and reception paths.

19. The UE of claim 17 , wherein the phase shifter is configured to:

transmit based on a processor communicably coupled to the phase shifter causing a switch of the phase shifter to be configured for a transmission; and

provide the differential phase-shifted output signal to a transmitting amplifier to be transmitted.

20. The UE of claim 17 , wherein the phase shifter is configured to:

transmit based on a processor communicably coupled to the phase shifter causing a switch of the phase shifter to be configured for a reception;

split, by the differential attenuator, a reception differential input signal into a reception in-phase signal and a reception quadrature signal;

generate, by the differential quadrature coupler, a reception differential output signal, based on the reception in-phase signal and the reception quadrature signal; and

generate, by the balun, a reception single-ended output signal at the single-ended side of the balun, based on the reception differential output signal being input to the differential side of the balun.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2023
From: DEY, SAMRAT; BHAGAVATULA, VENUMADHAV; LU, SIUCHUANG IVAN; SON, SANGWON
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 063851/0170 →
Continuity (2)
Provisional Application 63438184 · Jan 10, 2023
Related Publication 20240235536A1 · Jul 11, 2024
References Cited (101)
US 5049841A · Cooper · 1991 [cited by examiner]
US 6894657B2 · Carey · 2005 [cited by applicant]
US 6954506B2 · Cho · 2005 [cited by examiner]
US 7446630B2 · Chan · 2008 [cited by examiner]
US 7956704B1 · Acimovic · 2011 [cited by examiner]
US 8789003B1 · Ding · 2014 [cited by examiner]
US 9319021B2 · Ehyaie · 2016 [cited by examiner]
US 9800434B2 · Ding · 2017 [cited by examiner]
US 9813264B2 · Ding · 2017 [cited by examiner]
US 9923530B2 · Kao · 2018 [cited by examiner]
US 9960883B1 · Chakraborty · 2018 [cited by examiner]
US 10122341B2 · Pye · 2018 [cited by examiner]
US 10256865B2 · Perumana · 2019 [cited by examiner]
US 10277179B2 · Kao · 2019 [cited by examiner]
US 10476157B1 · Segoria · 2019 [cited by examiner]
US 10523167B2 · Shimura · 2019 [cited by examiner]
US 10608335B2 · Valdes Garcia · 2020 [cited by examiner]
US 10656496B2 · Hashemi · 2020 [cited by examiner]
US 10879978B2 · Ho et al. · 2020 [cited by applicant]
US 10886612B2 · Ngai · 2021 [cited by examiner]
US 11012113B2 · Taghizadeh Ansari · 2021 [cited by examiner]
US 11063355B2 · Wu · 2021 [cited by examiner]
US 11290084B2 · Nielsen · 2022 [cited by examiner]
US 11316489B2 · Patel · 2022 [cited by examiner]
US 11349503B2 · Mohammadi · 2022 [cited by examiner]
US 11356084B2 · Gorbachov · 2022 [cited by examiner]
US 11424539B2 · Alpman · 2022 [cited by examiner]
US 11569555B2 · Patel · 2023 [cited by examiner]
US 11581644B2 · Yu · 2023 [cited by examiner]
US 11736150B2 · Wang · 2023 [cited by examiner]
US 11791973B2 · Hur · 2023 [cited by examiner]
US 11862862B2 · Motoi · 2024 [cited by examiner]
US 11955732B2 · Alpman · 2024 [cited by examiner]
US 12062859B2 · Malekzadeh · 2024 [cited by examiner]
US 12166289B2 · Kraut · 2024 [cited by examiner]
US 12166473B2 · Nielsen · 2024 [cited by examiner]
US 20080180190A1 · Chan · 2008 [cited by examiner]
US 20140152399A1 · Ehyaie · 2014 [cited by examiner]
US 20140269449A1 · Abramsky · 2014 [cited by examiner]
US 20180131338A1 · Shimura · 2018 [cited by examiner]
US 20190172635A1 · Ku et al. · 2019 [cited by applicant]
US 20200350679A1 · Yu et al. · 2020 [cited by applicant]
US 20210175589A1 · Patel et al. · 2021 [cited by applicant]
US 20210344124A1 · Motoi · 2021 [cited by applicant]
US 20210376466A1 · Kraut · 2021 [cited by examiner]
US 20220094514A1 · Hur et al. · 2022 [cited by applicant]
US 20220123703A1 · Hoogzaad · 2022 [cited by examiner]
US 20220384956A1 · Alpman · 2022 [cited by examiner]
US 20220399642A1 · Ghadiri Sadrabadi · 2022 [cited by examiner]
US 20230011044A1 · Hur · 2023 [cited by examiner]
US 20230031668A1 · Aoki · 2023 [cited by examiner]
US 20230095788A1 · Wang · 2023 [cited by examiner]
US 20230170871A1 · Yang · 2023 [cited by examiner]
US 20240072402A1 · Dinc · 2024 [cited by examiner]
US 20240235536A1 · Dey · 2024 [cited by examiner]
US 20240405424A1 · Wu · 2024 [cited by examiner]
CN 107046407A · 2017 [cited by examiner]
CN 108011167B · 2020 [cited by examiner]
CN 107046407B · 2021 [cited by examiner]
CN 112994733A · 2021 [cited by examiner]
CN 112994733B · 2021 [cited by examiner]
CN 114303316A · 2022 [cited by examiner]
CN 114389570A · 2022 [cited by examiner]
CN 114641929A · 2022 [cited by examiner]
CN 115664566A · 2023 [cited by examiner]
CN 116208110A · 2023 [cited by examiner]
CN 118337233A · 2024 [cited by examiner]
CN 115664566B · 2024 [cited by examiner]
DE 102020206800A1 · 2021 [cited by examiner]
DE 102020206800B4 · 2022 [cited by examiner]
EP 3174198A1 · 2017 [cited by examiner]
EP 3324540B1 · 2019 [cited by examiner]
EP 3985868A1 · 2022 [cited by examiner]
EP 4071932A1 · 2022 [cited by examiner]
EP 3174198B1 · 2023 [cited by examiner]
EP 4187786A1 · 2023 [cited by examiner]
EP 3584943B1 · 2024 [cited by examiner]
ES 2744918T3 · 2020 [cited by examiner]
GB 2436471A · 2007 [cited by applicant]
JP 2005223912A · 2005 [cited by examiner]
JP 2018078391A · 2018 [cited by examiner]
JP 6809147B2 · 2021 [cited by examiner]
JP 7265486B2 · 2023 [cited by examiner]
RU 2657336C1 · 2018 [cited by examiner]
RU 2766853C1 · 2022 [cited by examiner]
TW 202207620A · 2022 [cited by examiner]
TW 202247602A · 2022 [cited by examiner]
WO WO2014085640A1 · 2014 [cited by examiner]
WO WO2019108190A1 · 2014 [cited by examiner]
WO WO2021041766A2 · 2021 [cited by examiner]
WO WO2021141434A1 · 2021 [cited by examiner]
WO WO2022031734A1 · 2022 [cited by examiner]
WO WO2023049623A1 · 2023 [cited by examiner]
WO WO2023159651A1 · 2023 [cited by examiner]
H. Nam, V.-V. Nguyen, V.-S. Trinh, J.-M. Song, B.-H. Lee and J.-D. Park, “A Full X-Band Phased-Array Transmit/Receive Module Chip in 65-nm CMOS Technology,” in IEEE Access, vol. 8, pp. 76182-76192, 2020. (Year: 2020). [cited by examiner]
Tian et al. A 26-32GHz 6-bit Bidirectional Passive Phase Shifter with 14dBm IP1dB and 2.6∘ RMS Phase Error for Phased Array System in 40nm CMOS, IEEE 2023 (Year: 2023). [cited by examiner]
Pi-pad Attenuator—Tutorial for Passive Attenuators. by Basic Electronics ( Retrieved on Feb. 17, 2025 from https://www.electronics-tutorials.ws/attenuators/pi-pad-attenuator.html ). [cited by examiner]
Dunworth, J.D., et al., “A 28GHz Bulk-CMOS dual-polarization phased-array transceiver with 24 channels for 5G user and basestation equipment,” 2018 IEEE International Solid—State Circuits Conference—(ISSCC), 2018, pp. 7… [cited by applicant]
Hameau, F., et al., “A highly linear bidirectional phase shifter based on vector modulator for 60GHz applications,” 2017 IEEE MTT-S International Microwave Symposium (IMS), 2017. [cited by applicant]
Pang, J., et al., “A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR,” in IEEE Journal of Solid-State Circuits, vol. 55, No. 9, pp. 2371-2386, … [cited by applicant]
Shakib, S., et al., “A Wideband 28-GHz Transmit-Receive Front-End for 5G Handset Phased Arrays in 40-nm CMOS,” in IEEE Transactions on Microwave Theory and Techniques, vol. 67, No. 7, pp. 2946-2963, Jul. 2019. [cited by applicant]