IP Library › Granted Patent US 12,431,889
Granted Patent B2
US 12,431,889 · App. 18/664,092 · Granted Sep 30, 2025

Fast turn-on protection of a cascode switch

Inventor: Rajko Duvnjak (Kanata, CA)
Assignee: POWER INTEGRATIONS, INC.
H03K17/0822H03K2217/94047
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,431,889
App. No.
18/664,092
Granted
Sep 30, 2025
Kind
B2
Abstract

Fast turn-on protection of a cascode switch is presented herein. A cascode circuit includes a depletion mode field effect transistor and an enhancement mode field effect transistor electrically coupled in cascode. During turn-on, a protection circuit detects an overcurrent fault by observing a plateau of a cascode node voltage. An overcurrent fault may be detected in response to the plateau existing for greater than a threshold time duration.

Claims (14)

1. A power converter comprising:

a cascode circuit including a depletion mode field effect transistor and an enhancement mode field effect transistor electrically coupled in cascode, the cascode circuit configured to provide a cascode node voltage; and

an overcurrent detection circuit comprising:

a comparator configured to compare the cascode node voltage with a threshold voltage; and

a controller configured to define a period that corresponds to when the cascode node voltage gradually decreases, wherein the overcurrent detection circuit is configured to detect an overcurrent fault condition based, at least in part, on a duration of the period defined by the controller.

2. The power converter of claim 1 , wherein the depletion mode field effect transistor is a gallium nitride (GaN) depletion mode transistor.

3. The power converter of claim 1 , wherein the depletion mode field effect transistor is a silicon carbide (SiC) depletion mode transistor.

4. The power converter of claim 1 , wherein the enhancement mode field effect transistor is a low voltage field effect transistor.

5. The power converter of claim 1 , wherein the comparator is configured to transition a comparator output voltage in response to the cascode node voltage reaching the threshold voltage.

6. The power converter of claim 5 , wherein the controller is configured to assert an enable signal after the duration.

7. The power converter of claim 6 , wherein the overcurrent detection circuit is configured to detect the overcurrent fault condition based, at least in part, on the enable signal and the comparator output voltage.

8. The power converter of claim 7 , wherein the overcurrent detection circuit comprises an AND gate configured to provide a signal indicative of a logical AND of the enable signal and the comparator output voltage.

9. The power converter of claim 8 , wherein the overcurrent detection circuit is configured to detect the overcurrent fault condition in response to the signal transitioning from low to high.

10. The power converter of claim 6 , wherein the time duration is a calibrated time duration.

Continuity (3)
Continuation 18254947
Provisional Application 63129086 · Dec 22, 2020
Related Publication 20240380395A1 · Nov 14, 2024
References Cited (18)
US 10135357B1 · Balakrishnan et al. · 2018 [cited by applicant]
US 20150137619A1 · Seeman et al. · 2015 [cited by applicant]
US 20190149062A1 · Duvnjak · 2019 [cited by examiner]
EP 3416288A1 · 2018 [cited by applicant]
EP 2466752B1 · 2020 [cited by applicant]
JP 2013135574A · 2013 [cited by applicant]
JP 2016201693A · 2016 [cited by applicant]
JP 2016540477A · 2016 [cited by applicant]
JP 2019004686A · 2019 [cited by applicant]
JP 2020107966A · 2020 [cited by applicant]
TW 1399015B · 2013 [cited by applicant]
TW 1617126B · 2018 [cited by applicant]
European Application Serial No. 21835050.2; “Communication Pursuant to Article 94(3) EPC”; mailed Nov. 6, 2023; 5 pages. [cited by applicant]
European Application Serial No. 21835050.2; “Communication under Rule 71(3) EPC”; mailed Feb. 15, 2024, 35 pages. [cited by applicant]
PCT Application No. PCT/US2021/061418; “International Preliminary Report on Patentability”; mailed Mar. 28, 2023; 19 pages. [cited by applicant]
PCT Application No. PCT/US2021/061418; “International Search Report and Written Opinion of the International Searching Authority”; mailed Mar. 3, 2022; 10 pages. [cited by applicant]
Taiwanese Application Serial No. 110147860, Notice of Decision to Grant with English Translation mailed Jun. 17, 2025, 6 pages. [cited by applicant]
Japanese Application Serial No. 2023-537649; “Decision to Grant Patent with Machine Translation”; mailed Jul. 8, 2025; 7 pages with English translation. [cited by applicant]