IP Library Granted Patent US 12,439,509
Granted Patent B2
US 12,439,509 · App. 18/190,462 · Granted Oct 7, 2025

Edge enabled void constructions

Inventors: Jan-Willem Zweers (Nieuwleusen, NL); Richard Perkins (Encinitas, CA); Bror Peterson (Fairview, TX)
Assignee: Qorvo US, Inc.
H05K1/0243H05K2201/10053H05K2201/10098
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,439,509
App. No.
18/190,462
Granted
Oct 7, 2025
Kind
B2
Abstract

In some embodiments, a printed circuit board is disclosed. The printed circuit board includes a substrate, a conductive plane, and at least one switch. The conductive plane includes an edge enabled void construction (EEVC) along a geometric perimeter of the conductive plane, the EEVC having an EEVC void that defines an EEVC perimeter that extends into the conductive plane.

Claims (25)

1. A printed circuit board, comprising:

a substrate;

a conductive plane comprising an edge enabled void construction (EEVC) along a geometric perimeter of the conductive plane, the EEVC having an EEVC void that defines an EEVC perimeter that extends into the conductive plane, wherein the EEVC void causes a phase change in current flow caused by a skin effect within the conductive plane;

an operating mode switching arrangement operable to cause the EEVC to selectively switch between an edge enabled void antenna, EEVA, mode of operation and an edge enabled void isolator, EEVI, mode of operation; and

a switch having a first switch port and a second switch port such that the switch is operable to be in a conducting state and a nonconducting state with respect to the first switch port and the second switch port, the first switch port being coupled to a first location of the EEVC perimeter and the second switch port being coupled to a second location of the EEVC perimeter.

2. The printed circuit board of claim 1 , wherein a portion of the substrate fills the EEVC void.

3. The printed circuit board of claim 1 , wherein the conductive plane is a ground plate for the printed circuit board.

4. The printed circuit board of claim 1 , further comprising a ground plate for the printed circuit board, wherein:

the ground plate defines a ground plate void;

the conductive plane is inserted into the ground plate void.

5. The printed circuit board of claim 1 , wherein the EEVC void defines a meandering path such that the EEVC perimeter defines a first edge and a second edge such that the first edge faces the second edge, wherein the first location is on the first edge and the second location is on the second edge.

6. The printed circuit board of claim 1 , further comprising:

the EEVC perimeter defining an exterior edge such that the exterior edge defines a first side and a second side, wherein the first side faces the second side.

7. The printed circuit board of claim 6 , further comprising a second switch, wherein:

the switch is a first switch;

the island perimeter defines a first island side and a second island side:

the first location is at the first island side;

the second switch having a third switch port and a fourth switch port such that the second switch is operable to be in the conducting state and the nonconducting state with respect to the third switch port and the fourth switch port.

8. The printed circuit board of claim 7 , wherein the third switch port is coupled to the second island side and the fourth switch port is connected to the second side of the exterior edge.

9. The printed circuit board of claim 6 , further comprising a conductive island provided between the first side and the second side of the exterior edge such that an island perimeter of the conductive island is part of the EEVC perimeter.

10. The printed circuit board of claim 9 , further comprising a second conductive island, wherein:

the conductive island is a first conductive island;

the second conductive island is provided between the first side and the second side of the exterior edge such that the island perimeter of the second conductive island is part of the EEVC perimeter.

11. The printed circuit board of claim 10 , further comprising a third switch port that is coupled to the island perimeter of the second conductive island and a fourth switch port that is connected to the second side of the exterior edge.

12. The printed circuit board of claim 9 , wherein the first location of the EEVC perimeter is on the first side of the exterior edge and the second location of the EEVC perimeter is on the island perimeter.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2023
From: PERKINS, RICHARD; PETERSON, BROR; ZWEERS, JAN-WILLEM
To: QORVO US, INC.
Reel/Frame 063703/0497 →
Continuity (2)
Provisional Application 63327376 · Apr 5, 2022
Related Publication 20230319982A1 · Oct 5, 2023
References Cited (10)
US 10381721B2 · Wang · 2019 [cited by examiner]
US 11901641B2 · Vazquez · 2024 [cited by examiner]
US 20030193437A1 · Kangasvieri et al. · 2003 [cited by applicant]
US 20100238079A1 · Ayatollahi et al. · 2010 [cited by applicant]
US 20120274522A1 · Ayatollahi · 2012 [cited by applicant]
US 20160064820A1 · Kim · 2016 [cited by examiner]
US 20200112089A1 · Zweers · 2020 [cited by applicant]
EP 2830153A1 · 2015 [cited by applicant]
Johanson Technology, “Johanson Technology's 7-band, single Antenna Solution for: Cellular LTE NB IoT/CAT M1, Sub GHz, GPS/GNSS, and 2.4GHz,” available as early as Apr. 2022 from the Internet: [URL: https://www.johansont… [cited by applicant]
Extended European Search Report for European Patent Application No. 23166629.8, mailed Aug. 11, 2023, 9 pages. [cited by applicant]