IP Library Granted Patent US 12,439,724
Granted Patent B2
US 12,439,724 · App. 17/842,988 · Granted Oct 7, 2025

Silicon-germanium alloy-based quantum dots with increased alloy disorder and enhanced valley splitting

Inventors: Mark G. Friesen (Middleton, WI); Merritt Losert (Madison, WI); Susan Nan Coppersmith (Redfern, AU)
Assignees: Wisconsin Alumni Research Foundation; NewSouth Innovations Pty Limited
H10F77/1433H10F77/122
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,439,724
App. No.
17/842,988
Granted
Oct 7, 2025
Kind
B2
Abstract

Gate-controlled quantum dots based on silicon-germanium (SiGe) alloy heterostructures are provided. Also provided are quantum computing systems incorporating the gate-controlled quantum dots. The quantum dots are formed in a semiconductor heterostructure in which a SiGe alloy quantum well is sandwiched between SiGe alloy barriers or between Ge barriers. The presence of germanium in the quantum dots increases the average valley splitting for quantum dots confined in the SiGe. As a result, the yield of quantum dots having a sufficiently high valley splitting for device applications is increased by the use of a SiGe alloy in the quantum well.

Claims (47)

1. A gate-controlled quantum dot device comprising:

a semiconductor heterostructure comprising:

a first barrier comprising a silicon-germanium alloy or germanium;

a second barrier comprising a silicon-germanium alloy or germanium; and

a quantum well comprising a silicon-germanium alloy having random alloy disorder and a two-fold valley degeneracy at its conduction band minimum disposed between the first barrier and the second barrier, wherein the germanium concentration in the silicon-germanium alloy of the quantum well is lower than the germanium concentration in the first and second barriers; and

one or more electrostatic gates in electrical communication with the semiconductor heterostructure, wherein the one or more electrostatic gates are configured to apply a controllable potential to the quantum well, wherein the controllable potential forms at least one quantum dot comprising a confined electron in the quantum well.

2. The device of claim 1 , wherein the first and second barriers comprise the silicon germanium alloy.

3. The device of claim 2 , wherein the at least one quantum dot has a valley splitting of at least 100 μeV.

4. The device of claim 2 , wherein the at least one quantum dot has a valley splitting in the range from 100 μeV to 600 μeV.

5. The device of claim 2 , wherein the one or more electrostatic gates are configured to apply the controllable potential to form an array of quantum dots in the quantum well, each quantum dot comprising at least one confined electron.

6. The device of claim 5 , wherein the average valley splitting for the quantum dots in the array of quantum dots is at least 100 μeV.

7. The device of claim 2 , wherein the germanium concentration in the silicon-germanium alloy of the quantum well is at least 15 atomic percent lower than the germanium concentration in the silicon-germanium alloys of the first and second barriers.

8. The device of claim 2 , wherein the germanium concentration in the silicon-germanium alloy of the quantum well is in the range from 5 atomic percent to 15 atomic percent.

9. The device of claim 2 , wherein the germanium concentration in the silicon-germanium alloy of the quantum well is in the range from 5 atomic percent to 15 atomic percent; the germanium concentration in the silicon-germanium alloy of the quantum well is at least 15 atomic percent lower than the germanium concentration in the silicon-germanium alloys of the first and second barriers; and the quantum dot has a valley splitting in the range from 100 μeV to 600 μeV.

10. The device of claim 1 , wherein the at least one quantum dot has a valley splitting of at least 100 μeV.

11. The device of claim 1 , wherein the at least one quantum dot has a valley splitting in the range from 100 μeV to 600 μeV.

12. The device of claim 1 , wherein the one or more electrostatic gates are configured to apply the controllable potential to form an array of quantum dots in the quantum well, each quantum dot comprising at least one confined electron.

13. The device of claim 12 , wherein the average valley splitting for the quantum dots in the array of quantum dots is at least 100 μeV.

14. The device of claim 13 , wherein the array of quantum dots comprises 1000 or more quantum dots.

15. The device of claim 1 , wherein the germanium concentration in the silicon-germanium alloy of the quantum well is in the range from 5 atomic percent to 15 atomic percent.

16. A quantum computing device for performing quantum computation, the quantum computing device comprising:

a semiconductor heterostructure comprising:

a first barrier comprising a silicon-germanium alloy or germanium;

a second barrier comprising a silicon-germanium alloy or germanium; and

a quantum well comprising a silicon-germanium alloy having random alloy disorder and a two-fold valley degeneracy at its conduction band minimum disposed between the first barrier and the second barrier, wherein the germanium concentration in the silicon-germanium alloy of the quantum well is lower than the germanium concentration in the first and second barriers; and

one or more electrostatic gates in electrical communication with the semiconductor heterostructure, wherein the one or more electrostatic gates are configured to apply a controllable potential to the quantum well, wherein the controllable potential forms at least one quantum dot comprising a confined electron in the quantum well;

a controller for controlling the potential applied by the one or more electrostatic gates; and

a sensor for reading out a spin state of at least one electron in at least one quantum dot.

17. The quantum computing device of claim 16 , wherein the one or more electrostatic gates are configured to apply the controllable potential to form an array of 10,000 or more quantum dots in the quantum well, wherein an average valley splitting for the quantum dots in the array of quantum dots is at least 100 μeV.

18. A method of using a gate-controlled quantum dot device comprising:

a semiconductor heterostructure comprising:

a first barrier comprising a silicon-germanium alloy or germanium;

a second barrier comprising a silicon-germanium alloy or germanium; and

a quantum well comprising a silicon-germanium alloy having random alloy disorder and a two-fold valley degeneracy at its conduction band minimum disposed between the first barrier and the second barrier, wherein the germanium concentration in the silicon-germanium alloy of the quantum well is lower than the germanium concentration in the first and second barriers; and

one or more electrostatic gates in electrical communication with the semiconductor heterostructure, wherein the one or more electrostatic gates are configured to apply a controllable potential to the quantum well, wherein the controllable potential forms at least one quantum dot comprising a confined electron in the quantum well,

the method comprising: applying the controllable potential to the one or more electrostatic gates to form the at least one quantum dot.

19. A method of using a quantum computing device for performing quantum computation, the quantum computing device comprising:

a semiconductor heterostructure comprising:

a first barrier comprising a silicon-germanium alloy or germanium;

a second barrier comprising a silicon-germanium alloy or germanium; and

a quantum well comprising a silicon-germanium alloy having random alloy disorder and a two-fold valley degeneracy at its conduction band minimum disposed between the first barrier and the second barrier, wherein the germanium concentration in the silicon-germanium alloy of the quantum well is lower than the germanium concentration in the first and second barriers; and

one or more electrostatic gates in electrical communication with the semiconductor heterostructure, wherein the one or more electrostatic gates are configured to apply a controllable potential to the quantum well, wherein the controllable potential forms at least one quantum dot comprising a confined electron in the quantum well;

a controller for controlling the potential applied by the one or more electrostatic gates; and

a sensor for reading out a spin state of at least one electron in at least one quantum dot, the method comprising:

applying the controllable potential to the one or more electrostatic gates to form the at least one quantum dot; and

sensing the spin state of at least one electron in the at least one quantum dot.

20. The method of claim 19 , wherein the one or more electrostatic gates are configured to apply the controllable potential to form an array of 10,000 or more quantum dots in the quantum well, wherein an average valley splitting for the quantum dots in the array of quantum dots is at least 100 μeV.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2022
From: COPPERSMITH, SUSAN NAN
To: NEWSOUTH INNOVATIONS PTY LIMITED
Reel/Frame 061135/0057 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2022
From: COPPERSMITH, SUSAN NAN
To: NEWSOUTH INNOVATIONS PTY LIMITED
Reel/Frame 061116/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2022
From: LOSERT, MERRITT; FRIESEN, MARK
To: WISCONSIN ALUMNI RESEARCH FOUNDATION
Reel/Frame 060285/0214 →
Continuity (2)
Provisional Application 63214957 · Jun 25, 2021
Related Publication 20230085706A1 · Mar 23, 2023
References Cited (35)
US 6597010B2 · Eriksson et al. · 2003 [cited by applicant]
US 9941430B2 · Andreev et al. · 2018 [cited by applicant]
US 10572814B2 · Friesen et al. · 2020 [cited by applicant]
US 11133388B1 · Joynt et al. · 2021 [cited by applicant]
US 20020179897A1 · Eriksson · 2002 [cited by examiner]
US 20050141801A1 · Gardner · 2005 [cited by applicant]
US 20090101887A1 · Dahlstrom · 2009 [cited by applicant]
US 20090173934A1 · Jain · 2009 [cited by applicant]
US 20110147711A1 · Pillarisetty · 2011 [cited by applicant]
US 20140197376A1 · Ma et al. · 2014 [cited by applicant]
US 20170012116A1 · Pillarisetty et al. · 2017 [cited by applicant]
US 20190044045A1 · Thomas · 2019 [cited by applicant]
US 20190044050A1 · Pillarisetty · 2019 [cited by applicant]
US 20190334020A1 · Amin · 2019 [cited by applicant]
US 20200203593A1 · Roberts et al. · 2020 [cited by applicant]
EP 3225587A1 · 2017 [cited by applicant]
WO 2002073527A2 · 2002 [cited by applicant]
Notice of Non-Final Rejection in KP Patent Application No. 10-2023-7043674 dated Nov. 18, 2024, English translation, 6 pages. [cited by applicant]
Yang et al., “Spin-valley Lifetimes in a Silicon Quantum Dot with Tunable Valley Splitting,” Nature Communications, 4:2069, 8 pages, 2013. [cited by applicant]
Zhang et al., “Genetic design of enhanced valley splitting towards a spin qubit in silicon,” Nature Communications, 4:2396, 7 pages, 2013. [cited by applicant]
Srinivasen et al., “Valley splitting in Si quantum dots embedded in SiGe,” Applied Physics letters, arXiv:0808.1234v1, Aug. 8, 2008. [cited by applicant]
Meghan Steele Horan, “Physicists device new approach to manipulate silicon ‘quibits’” Phys.org, https://phys.org/news/2017-07-physicists-approach-silicon-qubits,html, Jul. 7, 2017. [cited by applicant]
Vandersypen et al., “Quantum computing with semiconductor spins,” Physics Today 72, 8 38 (2019). [cited by applicant]
Hollmann et al., “Large, tunable valley splitting and single-spin relaxation mechanisms in a Si/SixGe1-x quantum dot,” arXiv:1907.04146v2, Mar. 30, 2020. [cited by applicant]
McGuire et al., “Valley splitting in a Si/SiGe quantum point contact,” New J. Phys,. 12, 033039, 2010. [cited by applicant]
Neyens et al., “Measurements of capacitive coupling within a quadruple quantum dot array,” arXiv:907.08216v1, Jul. 18, 2019. [cited by applicant]
Watson et al., “A programmable two-qubit quantum processor in silicon,” arXiv:1708.04214v2, May 31, 2018. [cited by applicant]
Kharche, Neerav, et al. “Valley splitting in strained silicon quantum wells modeled with 2 miscuts, step disorder, and alloy disorder.” Applied Physics Letters 90.9 (2007): 092109. [cited by applicant]
Jiang, Zhengping, et al. “Effects of interface disorder on valley splitting in SiGe/Si/SiGe quantum wells.” Applied Physics Letters 100.10 (2012): 103502. [cited by applicant]
Friesen, Mark, et al. “Practical design and simulation of silicon-based quantum-dot qubits.” Physical Review B 67.12 (2003): 121301. [cited by applicant]
International Search Report and Written Opinion for International application No. PCT/US2022/033927, mailed Mar. 16, 2023, pp. 1-9. [cited by applicant]
Lawrie et al., Quantum dot arrays in silicon and germanium, Appl. Phys. Lett. 116, 080501, 2020, pp. 1-9. [cited by applicant]
Friesen, et al., “Valley Splitting Theory of SiGe/Si/SiGe Quantum Wells,” arxiv.org, Cornell University Library, 201 Olin Library Cornell University Ithaca, NY 14853, Aug. 9, 2006, 13 pages, XP080248046, DOI: 10.1103/PH… [cited by applicant]
Scappucci, Giordano, “Semiconductor materials stacks for quantum dot spin qubits,” arxiv.org, Feb. 23, 2021, 5 pages. XP081889896. [cited by applicant]
Extended European Search Report in EP Patent Application No. 22833911.5 dated Aug. 2, 2024, 12 pages. [cited by applicant]