IP Library Granted Patent US 12,450,698
Granted Patent B2
US 12,450,698 · App. 17/958,211 · Granted Oct 21, 2025

Joint denoising and supersampling of graphics data

Inventors: Manu Mathew Thomas (Sunnyvale, CA); Karthik Vaidyanathan (San Francisco, CA); Anton Kaplanyan (Mercer Island, WA); SungYe Kim (Folsom, CA); Gabor Liktor (San Francisco, CA)
Assignee: Intel Corporation
G06T5/70G06F18/213G06T1/20G06T3/18G06T3/4046G06T3/4053G06T5/20G06T15/06G06T2210/36
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,450,698
App. No.
17/958,211
Granted
Oct 21, 2025
Kind
B2
Abstract

Joint denoising and supersampling of graphics data is described. An example of a graphics processor includes multiple processing resources, including a least a first processing resource including a pipeline to perform a supersampling operation; and the pipeline including circuitry to jointly perform denoising and supersampling of received ray tracing input data, the circuitry including first circuitry to receive input data associated with an input block for a neural network, second circuitry to perform operations associated with a feature extraction and kernel prediction network of the neural network, and third circuitry to perform operations associated with a filtering block of the neural network.

Claims (50)

1. A graphics processor comprising:

a plurality of processing resources, including a least a first processing resource including a pipeline to perform a supersampling operation; and

the pipeline including circuitry to jointly perform denoising and supersampling of received ray tracing input data in a single neural network, the circuitry including:

first circuitry to receive input data associated with an input block for the neural network and to upsample the received input data from a first resolution to a second resolution,

second circuitry to perform operations associated with a feature extraction and kernel prediction network of the neural network, the feature extraction and kernel prediction network including operation of a single shared feature extractor for the neural network, and

third circuitry to perform operations associated with a filtering block of the neural network.

2. The graphics processor of claim 1 , wherein:

the feature extraction and kernel prediction network includes a plurality of convolution layers, the second circuitry configured to perform operations associated with the plurality of convolution layers; and

the plurality of convolution layers operate at a first precision and the filtering block operates at a second precision, the first precision being lower than the second precision.

3. The graphics processor of claim 2 , wherein the first precision includes either INT4 or INT8.

4. The graphics processor of claim 1 , wherein the first circuitry is further to:

warp a previous output from the third circuitry using motion data to generate warped data; and

provide the warped data to the second circuitry for processing.

5. The graphics processor of claim 1 , wherein the neural network is a mixed-precision convolutional neural network (CNN).

6. The graphics processor of claim 1 , wherein the input block and the filtering block operate in a first resolution and the feature extractor runs in a second resolution, the second resolution being lower than the first resolution.

7. The graphics processor of claim 1 , wherein the filtering block includes a plurality of separate filter paths for different components of graphics data.

8. The graphics processor of claim 7 , wherein the plurality of separate filtering paths includes:

an albedo filtering path;

a specular filtering path; and

a diffuse filtering path.

9. A method comprising:

receiving ray tracing input data at a processing resource and upsampling the received input data from a first resolution to a second resolution, the processing resource including a pipeline to perform a supersampling operation, the pipeline including circuitry associated with operations of a single neural network;

processing the received ray tracing input data at the neural network to perform both denoising and supersampling of the input data, the processing including feature extraction and kernel prediction, the feature extraction including operation of a single shared feature extractor for the neural network; and

filtering the processed data at a filtering block.

10. The method of claim 9 , wherein:

processing the received ray tracing input data at the neural network includes processing utilizing a plurality of convolution layers; and

the plurality of convolution layers operate on a first precision and the filtering block operates on a second precision, the first precision being lower than the second precision.

11. The method of claim 9 , further comprising:

warping a previous output from the pipeline using motion data to generate warped data; and

providing the warped data to the neural network for processing.

12. The method of claim 9 , wherein filtering the processed data at the filtering block includes filtering with a plurality of separate filter paths for different components of graphics data.

13. The method of claim 12 , wherein filtering the processed data includes:

filtering with an albedo filtering path;

filtering with a specular filtering path; and

filtering with a diffuse filtering path.

14. One or more non-transitory computer-readable storage mediums having stored thereon executable computer program instructions that, when executed by one or more processors, cause the one or more processors to perform operations comprising:

receiving ray tracing input data at a processing resource and upsampling the received input data from a first resolution to a second resolution, the processing resource including a pipeline to perform a supersampling operation, the pipeline including circuitry associated with operations of a single neural network;

processing the received ray tracing input data at the neural network to perform both denoising and supersampling of the input data, the processing including feature extraction and kernel prediction, the feature extraction including operation of a single shared feature extractor for the neural network; and

filtering the processed data at a filtering block.

15. The one or more non-transitory computer-readable storage mediums of claim 14 , wherein:

processing the received ray tracing input data at the neural network includes processing utilizing a plurality of convolution layers; and

the plurality of convolution layers operate on a first precision and the filtering block operates on a second precision, the first precision being lower than the second precision.

16. The one or more non-transitory computer-readable storage mediums of claim 14 , further comprising instructions that, when executed by the one or more processors, cause the one or more processors to perform operations comprising:

warping a previous output from the pipeline using motion data to generate warped data; and

providing the warped data to the neural network for processing.

17. The one or more non-transitory computer-readable storage mediums of claim 14 , wherein filtering the processed data at the filtering block includes filtering with a plurality of separate filter paths for different components of graphics data.

18. The one or more non-transitory computer-readable storage mediums of claim 17 , wherein filtering the processed data includes:

filtering with an albedo filtering path;

filtering with a specular filtering path; and

filtering with a diffuse filtering path.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 20, 2023
From: THOMAS, MANU MATHEW; VAIDYANATHAN, KARTHIK; KAPLANYAN, ANTON; KIM, SUNGYE; LIKTOR, GABOR
To: INTEL CORPORATION
Reel/Frame 062444/0554 →
Continuity (2)
Provisional Application 63276257 · Nov 5, 2021
Related Publication 20230148225A1 · May 11, 2023
References Cited (36)
US 7873812B1 · Mimar · 2011 [cited by applicant]
US 10528864B2 · Dally et al. · 2020 [cited by applicant]
US 10860922B2 · Dally et al. · 2020 [cited by applicant]
US 10891538B2 · Dally et al. · 2021 [cited by applicant]
US 11367165B2 · Xiao · 2022 [cited by examiner]
US 20160062947A1 · Chetlur et al. · 2016 [cited by applicant]
US 20180046906A1 · Dally et al. · 2018 [cited by applicant]
US 20180129893A1 · Son · 2018 [cited by examiner]
US 20180197304A1 · Golas et al. · 2018 [cited by applicant]
US 20180293713A1 · Vogels · 2018 [cited by examiner]
US 20200050443A1 · Edelsten · 2020 [cited by examiner]
US 20200372276A1 · Son et al. · 2020 [cited by applicant]
US 20200394772A1 · Afra · 2020 [cited by examiner]
US 20220138903A1 · Liu · 2022 [cited by examiner]
US 20220148256A1 · Liu · 2022 [cited by examiner]
CN 117581259A · 2024 [cited by applicant]
EP 4427197A1 · 2024 [cited by applicant]
KR 1020210114495A · 2021 [cited by applicant]
WO 2023022806A1 · 2023 [cited by applicant]
WO 2023081565A1 · 2023 [cited by applicant]
Mincheol Kim e al., Optimal Mode! Analysis for Denoising Monte Calro rendering Noise, 2018 International SoC Design Conference (ISOCC), pp. 263-264, Nov. 12, 2018 (Year: 2018). [cited by examiner]
Ianu Mathew Thomas et al., A reduced Precision Network for Image Reconstruction, ACM Transaction on Graphics 39(6), Article No. 231, pp. 1-12,Nov. 27, 2020 (Year: 2020). [cited by examiner]
Mincheol Kim e al., Optimal Model Analysis for Denoising Monte Carlo rendering Noise, 2018 International SoC Design Conference (ISOCC), pp. 263-264, Nov. 12, 2018 (Year: 2018). [cited by examiner]
Ianu Mathew Thomas et al., A reduced Precision Network for Image Reconstruction, ACM Transactions on Graphics 39(6), Article No. 231, pp. 1-12,Nov. 27, 2020 (Year: 2020). [cited by examiner]
Mincheol Kim e al., Optimal Model Analysis for Denoising Monte Calro rendering Noise, 2018 International SoC Design Conference (ISOCC), pp. 263-264, Nov. 12, 2018 (Year: 2018). [cited by examiner]
International Search Report and Written Opinion for PCT/US2022/077598 mailed Jan. 20, 2023, 12 pages. [cited by applicant]
Manu Mathew Thomas et al., A reduced-Precision Network for Image Reconstruction, ACM Transactions on Graphics 39(6), Article No. 231, pp. 1-12, Nov. 27, 2020. [cited by applicant]
Min-Cheol Kim et al., Optimal Model Analysis for Denoising Monte Calro rendering Noise, 2018 International SoC Design Conference (ISOCC), pp. 263-264, Nov. 12, 2018. [cited by applicant]
Thomas, Manu Mathew, et al., “Temporally Stable Real-Time Joint Neural Denoising and Supersampling”, Proc. ACM Comput. Graph. Interact. Tech., vol. 5, No. 3, Article, Publication date: Jul. 2022, 22 pages. [cited by applicant]
Wei, Xinyue, et al., “End-to-End Adaptive Monte Carlo Denoising and Super-Resolution”, ACM Trans. Graph., vol. 1, No. 1, Article, Publication date: Aug. 2021, 12 pages. [cited by applicant]
Goodfellow, et al. “Adaptive Computation and Machine Learning Series”, Book, Nov. 18, 2016, pp. 98-165, Chapter 5, The MIT Press, Cambridge, MA. [cited by applicant]
Ross, et al. “Intel Processor Graphics: Architecture & Programming”, Power Point Presentation, Aug. 2015, 78 pages, Intel Corporation, Santa Clara, CA. [cited by applicant]
Shane Cook, “Cuda Programming”, Book, 2013, pp. 37-52, Chapter 3, Elsevier Inc., Amsterdam Netherlands. [cited by applicant]
Nicholas Wilt, “The CUDA Handbook; A Comprehensive Guide to GPU Programming”, Book, Jun. 22, 2013, pp. 41-57, Addison-Wesley Professional, Boston, MA. [cited by applicant]
Stephen Junkins, “The Compute Architecture of Intel Processor Graphics Gen9”, paper, Aug. 14, 2015, 22 pages, Version 1.0, Intel Corporation, Santa Clara, CA. [cited by applicant]
Extended European Search Report in EP Application No. 22890942.0, mailed May 16, 2025, 11 pages. [cited by applicant]