IP Library › Granted Patent US 12,451,714
Granted Patent B2
US 12,451,714 · App. 17/286,088 · Granted Oct 21, 2025

Power storage device and method for operating power storage device

Inventors: Kei Takahashi (Isehara, JP); Takayuki Ikeda (Atsugi, JP); Takanori Matsuzaki (Atsugi, JP); Munehiro Kozuma (Atsugi, JP); Hiroki Inoue (Atsugi, JP); Ryota Tajima (Isehara, JP); Yohei Momma (Isehara, JP); Mayumi Mikami (Atsugi, JP); Kazutaka Kuriki (Ebina, JP); Shunpei Yamazaki (Setagaya, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H02J7/00712H02J7/0029H02J7/0071H10B12/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,451,714
App. No.
17/286,088
Granted
Oct 21, 2025
Kind
B2
Abstract

A battery control circuit with a novel structure, a battery protection circuit with a novel structure, and a power storage device including either of the battery circuits are provided. The power storage device includes a first circuit portion, a second circuit portion, a third circuit portion, and a secondary battery; the first circuit portion has a function of controlling charging of the secondary battery; the first circuit portion has a function of supplying the start time and the end time of the charging of the secondary battery to the third circuit portion; the second circuit portion has functions of generating a first voltage and a first current and supplying them to the third circuit portion; the third circuit portion has a function of generating a second voltage by charging the first current in a capacitor; and the third circuit portion has a function of comparing the first voltage and the second voltage.

Claims (45)

1. A method for operating a power storage device comprising a secondary battery, a control circuit configured to control a charging of the secondary battery, a reference generating circuit, and a timer circuit comprising a comparator, the method comprising:

generating a reference voltage and a reference current corresponding to a reference time of charging in the reference generating circuit in advance of charging;

supplying the reference voltage and the reference current from the reference generating circuit to the timer circuit, wherein the reference voltage is supplied to one of a non-inverting input terminal and an inverting input terminal of the comparator;

starting the charging of the secondary battery and supplying a first signal to inform that the charging of the secondary battery is started, wherein the first signal is supplied from the control circuit to the timer circuit;

generating a voltage corresponding to an elapsed time from when the charging of the secondary battery was started and supplying the voltage to the other one of the non-inverting input terminal and the inverting input terminal of the comparator; and

giving a warning to a user and stopping the charging of the secondary battery when the voltage corresponding to the elapsed time exceeds the reference voltage corresponding to the reference time of charging in the reference generating circuit.

2. The method for operating the power storage device according to claim 1 ,

wherein the timer circuit comprises a capacitor,

wherein the timer circuit charges the capacitor with electric charges with an amount corresponding to a product of the reference current and the elapsed time, and

wherein the voltage corresponds to a potential difference between electrodes on both ends of the capacitor.

3. The method for operating the power storage device according to claim 1 ,

wherein the reference generating circuit generates the reference voltage by converting a digital signal supplied from the control circuit, and

wherein the reference voltage is an analog signal.

4. The method for operating the power storage device according to claim 1 ,

wherein the timer circuit comprises a transistor,

wherein the one of the non-inverting input terminal and the inverting input terminal of the comparator is electrically connected to one of a source and a drain of the transistor, and

wherein the transistor is turned off to retain the reference voltage supplied to the one of the non-inverting input terminal and the inverting input terminal of the comparator during the charging of the secondary battery.

5. The method for operating the power storage device according to claim 1 ,

wherein the timer circuit comprises a capacitor,

wherein a charging of the capacitor with the reference current is started when the first signal is supplied, and

wherein the voltage corresponds to a potential difference between electrodes on both ends of the capacitor.

6. A method for operating a power storage device comprising a secondary battery, a control circuit configured to control a charging of the secondary battery, a reference generating circuit, and a timer circuit comprising a comparator, the method comprising:

starting a first charging of the secondary battery and a measurement of a first elapsed time from when the first charging of the secondary battery was started;

terminating the first charging of the secondary battery and the measurement of the first elapsed time;

setting a reference time by adding the first elapsed time and a certain time;

generating a reference voltage and a reference current corresponding to the reference time in the reference generating circuit,

supplying the reference voltage and the reference current from the reference generating circuit to the timer circuit, wherein the reference voltage is supplied to one of a non-inverting input terminal and an inverting input terminal of the comparator;

starting a second charging of the secondary battery and supplying a first signal to inform that the second charging of the secondary battery is started, wherein the first signal is supplied from the control circuit to the timer circuit;

generating a voltage corresponding to a second elapsed time from when the second charging of the secondary battery was started and supplying the voltage to the other one of the non-inverting input terminal and the inverting input terminal of the comparator; and

giving a warning to a user and stopping the second charging of the secondary battery when the voltage exceeds the reference voltage.

7. The method for operating the power storage device according to claim 6 ,

wherein the timer circuit comprises a capacitor,

wherein the timer circuit charges the capacitor with electric charges with an amount corresponding to a product of the reference current and the second elapsed time, and

wherein the voltage corresponds to a potential difference between electrodes on both ends of the capacitor.

8. The method for operating the power storage device according to claim 6 ,

wherein the reference generating circuit generates the reference voltage by converting a digital signal supplied from the control circuit, and

wherein the reference voltage is an analog signal.

9. The method for operating the power storage device according to claim 6 ,

wherein the timer circuit comprises a transistor,

wherein the one of the non-inverting input terminal and the inverting input terminal of the comparator is electrically connected to one of a source and a drain of the transistor, and

wherein the transistor is turned off to retain the reference voltage supplied to the one of the non-inverting input terminal and the inverting input terminal of the comparator during the second charging of the secondary battery.

10. The method for operating the power storage device according to claim 6 ,

wherein the timer circuit comprises a capacitor,

wherein a charging of the capacitor with the reference current is started when the first signal is supplied, and

wherein the voltage corresponds to a potential difference between electrodes on both ends of the capacitor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2021
From: TAKAHASHI, KEI; IKEDA, TAKAYUKI; MATSUZAKI, TAKANORI; KOZUMA, MUNEHIRO; INOUE, HIROKI; TAJIMA, RYOTA; MOMMA, YOHEI; MIKAMI, MAYUMI; KURIKI, KAZUTAKA; YAMAZAKI, SHUNPEI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 055945/0946 →
Priority Claims (1)
JP 2018-200834 · Oct 25, 2018 · national
Continuity (1)
Related Publication 20210384751A1 · Dec 9, 2021
References Cited (35)
US 4777424A · Sakamura · 1988 [cited by examiner]
US 5959437A · Hamaguchi · 1999 [cited by applicant]
US 8471526B2 · Kanno · 2013 [cited by applicant]
US 8749204B2 · Majima et al. · 2014 [cited by applicant]
US 10091563B2 · Koyama · 2018 [cited by applicant]
US 20040218384A1 · Newton · 2004 [cited by examiner]
US 20050195098A1 · Panov · 2005 [cited by examiner]
US 20080197707A1 · Chi Yang · 2008 [cited by examiner]
US 20100239896A1 · Kanno · 2010 [cited by applicant]
US 20100307559A1 · Yamazaki et al. · 2010 [cited by applicant]
US 20110187329A1 · Majima et al. · 2011 [cited by applicant]
US 20110267726A1 · Ikeuchi et al. · 2011 [cited by applicant]
US 20130271220A1 · Takahashi · 2013 [cited by examiner]
US 20180102741A1 · Takahashi et al. · 2018 [cited by applicant]
US 20210190471A1 · Ikeda et al. · 2021 [cited by applicant]
US 20210242690A1 · Okamoto et al. · 2021 [cited by applicant]
US 20210294367A1 · Takahashi et al. · 2021 [cited by applicant]
CN 001199264A · 1998 [cited by applicant]
JP 10224981A · 1998 [cited by applicant]
JP 10322917A · 1998 [cited by applicant]
JP H10322917A · 1998 [cited by examiner]
JP 2000092735A · 2000 [cited by applicant]
JP 2002345164A · 2002 [cited by applicant]
JP 2010066161A · 2010 [cited by applicant]
JP 2010220389A · 2010 [cited by applicant]
KR 19980071235A · 1998 [cited by applicant]
TW I514598 · 2015 [cited by applicant]
WO WO2010140495 · 2010 [cited by applicant]
Garaipoom “How does NE555 timer circuit work” https://www.eleccircuit.com/555-timer-circuit-works/ Aug. 5, 2023 (Year: 2023). [cited by examiner]
Machine translation of Takeno et al. JPH10322917A. (Year: 1998). [cited by examiner]
Electronics Tutorials “Introduction to Capacitors” https://www.electronics-tutorials.ws/capacitor/cap_1.html (Year: 2021). [cited by examiner]
International Search Report (Application No. PCT/IB2019/058799) Dated Dec. 24, 2019. [cited by applicant]
Written Opinion (Application No. PCT/IB2019/058799) Dated Dec. 24, 2019. [cited by applicant]
Taiwanese Office Action (Application No. 108138117) Dated May 3, 2023. [cited by applicant]
Chinese Office Action (Application No. 201980070395.3) Dated Sep. 7, 2024. [cited by applicant]
Cited By (1)
US 12,676,491