IP Library Granted Patent US 12,462,735
Granted Patent B2
US 12,462,735 · App. 18/634,919 · Granted Nov 4, 2025

Display device

Inventors: Byungchang Yu (Yongin-si, KR); Kyunghoon Chung (Yongin-si, KR); Oh-Kyong Kwon (Seoul, KR); Youn-Sik Kim (Seoul, KR); Sung-Min Wee (Seoul, KR)
Assignees: SAMSUNG DISPLAY CO., LTD.; IUCF-HYU (INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY)
G09G3/32G09G2310/0267G09G2320/0247G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,462,735
App. No.
18/634,919
Granted
Nov 4, 2025
Kind
B2
Abstract

A display device includes a display panel including a pixel. The pixel includes: a light emitting element; a first capacitor between a first node and a voltage line; a first transistor connected to the first node, the voltage line, and a second node; a second transistor connected between the first node and a third node and for receiving a first scan signal; a third transistor connected between the second node and the third node and for receiving a second scan signal; a second capacitor connected between the third node and a fourth node; a fourth transistor connected between the fourth node and a data line and for receiving a third scan signal; and a fifth transistor connected between the second node and the light emitting element and for receiving a first emission control signal.

Claims (68)

1 . A display device comprising:

a display panel including a pixel,

wherein the pixel includes:

a light emitting element;

a first capacitor between a first node and a voltage line;

a first transistor connected to the first node, the voltage line, and a second node;

a second transistor connected between the first node and a third node and configured to receive a first scan signal;

a third transistor connected between the second node and the third node and configured to receive a second scan signal;

a second capacitor connected between the third node and a fourth node;

a fourth transistor connected between the fourth node and a data line and configured to receive a third scan signal; and

a fifth transistor connected between the second node and the light emitting element and configured to receive a first emission control signal,

wherein during a first period, the first scan signal has an activation level, and each of the second scan signal, the third scan signal, and the first emission control signal has a deactivation level.

2 . The display device of claim 1 , wherein the pixel further includes:

a sixth transistor connected between the third node and a reference voltage line and configured to receive a second emission control signal;

a seventh transistor connected between the fourth node and the reference voltage line and configured to receive a fourth scan signal; and

an eighth transistor connected between the light emitting element and the reference voltage line and configured to receive a fifth scan signal.

3 . The display device of claim 2 , wherein, during a first period, each of the fourth scan signal and the second emission control signal has the activation level, and the fifth scan signal has the deactivation level.

4 . The display device of claim 3 , wherein, during the first period, the first node, the third node, and the fourth node are initialized to a reference voltage applied through the reference voltage line.

5 . The display device of claim 4 , wherein a second period follows the first period,

wherein, during the second period, each of the first scan signal, the second scan signal, and the fourth scan signal has the activation level, and each of the third scan signal and the fifth scan signal has the deactivation level, and

wherein, during the second period, each of the first emission control signal and the second emission control signal has the deactivation level.

6 . The display device of claim 5 , wherein, during the second period, a driving voltage applied to the voltage line is applied to the first node via the turned-on first, second, and third transistors, and the fourth node remains at the reference voltage.

7 . The display device of claim 5 , wherein a third period follows the second period,

wherein, during the third period, each of the first scan signal, the second scan signal, the third scan signal, and the fifth scan signal has the activation level, and

wherein, during the third period, each of the fourth scan signal, the first emission control signal, and the second emission control signal has the deactivation level.

8 . The display device of claim 7 , wherein a duration of the first period is the same as a duration of the third period, and

wherein a duration of the second period is greater than the duration of each of the first period and the third period.

9 . The display device of claim 7 , wherein a fourth period follows the third period,

wherein, during the fourth period, the first emission control signal has the activation level, and

wherein, during the fourth period, each of the first scan signal, the third scan signal, the fourth scan signal, and the fifth scan signal has the deactivation level.

10 . The display device of claim 2 , wherein the display panel displays an image during a plurality of frames, and at least one frame among the plurality of frames includes a write frame and at least one holding frame,

wherein each of the first scan signal, the second scan signal, and the fourth scan signal has an activation period having an activation level within the write frame and is maintained in an inactive state during the holding frame, and

wherein each of the third scan signal and the fifth scan signal includes an activation period having the activation level within each of the write frame and the holding frame.

11 . The display device of claim 10 , wherein each of the first emission control signal and the second emission control signal includes a deactivation period having a deactivation level within each of the write frame and the holding frame, and

wherein the activation period of each of the third scan signal and the fifth scan signal overlaps the deactivation period of each of the first emission control signal and the second emission control signal.

12 . The display device of claim 10 , wherein a reference voltage applied through the reference voltage line has a base level during the write frame and is changed to a level higher than the base level within the holding frame.

13 . The display device of claim 12 , wherein the holding frame includes a period in which the reference voltage gradually rises from the base level to a level higher than a predetermined reference level and then falls, and the predetermined reference level is higher than the base level.

14 . The display device of claim 2 , wherein the pixel further includes:

a ninth transistor connected between the second node and the reference voltage line and configured to receive a shift scan signal.

15 . The display device of claim 14 , wherein the display panel displays an image during a plurality of frames, and at least one frame among the plurality of frames includes a write frame and at least one holding frame,

wherein each of the first scan signal, the second scan signal, and the fourth scan signal has an activation period having an activation level within the write frame and is maintained in an inactive state during the holding frame, and

wherein each of the third scan signal and the fifth scan signal includes a first activation period having the activation level within each of the write frame and the holding frame, and

wherein the shift scan signal includes a second activation period having the activation level within each of the write frame and the holding frame.

16 . The display device of claim 15 , wherein the first activation period precedes the second activation period.

17 . The display device of claim 15 , wherein each of the first emission control signal and the second emission control signal includes a deactivation period having a deactivation level within each of the write frame and the holding frame, and

wherein the first activation period and the second activation period overlap the deactivation period of each of the first emission control signal and the second emission control signal.

18 . The display device of claim 15 , wherein a reference voltage applied through the reference voltage line has a higher voltage level than a voltage level of a driving voltage applied to the voltage line during the second activation period.

19 . The display device of claim 18 , wherein the reference voltage has a base level during the write frame, and is changed to a level higher than the base level after the second activation period during the holding frame.

20 . An electronic device comprising:

a display panel including a pixel,

wherein the pixel includes:

a light emitting element;

a first capacitor between a first node and a voltage line;

a first transistor connected to the first node, the voltage line, and a second node;

a second transistor connected between the first node and a third node and configured to receive a first scan signal;

a third transistor connected between the second node and the third node and configured to receive a second scan signal;

a second capacitor connected between the third node and a fourth node;

a fourth transistor connected between the fourth node and a data line and configured to receive a third scan signal; and

a shift compensation transistor connected between the second node and a reference voltage line and configured to receive a shift scan signal,

wherein the shift scan signal includes an activation period having an activation level, and

wherein a reference voltage applied through the reference voltage line has a higher voltage level than a voltage level of a driving voltage applied to the voltage line during the activation period.

21 . The electronic device of claim 20 , wherein the display panel displays an image during a plurality of frames, and at least one frame among the plurality of frames includes a write frame and at least one holding frame,

wherein each of the first scan signal and the second scan signal has an activation period having an activation level within the write frame and remains inactive during the holding frame,

wherein the third scan signal includes a first activation period having the activation level within each of the write frame and the holding frame, and

wherein the shift scan signal includes a second activation period having the activation level within each of the write frame and the holding frame.

22 . The electronic device of claim 21 , wherein the first activation period precedes the second activation period.

23 . The electronic device of claim 21 , wherein a reference voltage applied through the reference voltage line has a higher voltage level than a voltage level of a driving voltage applied to the voltage line during the second activation period.

24 . The electronic device of claim 23 , wherein the reference voltage has a base level during the write frame, and is changed to a level higher than the base level after the second activation period during the holding frame.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2024
From: YU, BYUNGCHANG; CHUNG, KYUNGHOON; KWON, OH-KYONG; KIM, YOUN-SIK; WEE, SUNG-MIN
To: SAMSUNG DISPLAY CO., LTD.; IUCF-HYU (INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY)
Reel/Frame 067643/0862 →
Priority Claims (1)
KR 10-2023-0082430 · Jun 27, 2023 · national
Continuity (1)
Related Publication 20250006111A1 · Jan 2, 2025
References Cited (19)
US 8957837B2 · Han · 2015 [cited by applicant]
US 9460662B2 · Lee et al. · 2016 [cited by applicant]
US 9823729B2 · An et al. · 2017 [cited by applicant]
US 11211012B2 · Hao et al. · 2021 [cited by applicant]
US 11386844B2 · Jeon et al. · 2022 [cited by applicant]
US 20200135106A1 · Lu · 2020 [cited by examiner]
US 20210343242A1 · Wang · 2021 [cited by examiner]
US 20220084472A1 · Kim · 2022 [cited by examiner]
US 20230013346A1 · Kim et al. · 2023 [cited by applicant]
US 20230206844A1 · Kim · 2023 [cited by examiner]
US 20230351956A1 · Liu · 2023 [cited by examiner]
KR 101162864B1 · 2012 [cited by applicant]
KR 102185361B1 · 2020 [cited by applicant]
KR 1020210019635A · 2021 [cited by applicant]
KR 102288351B1 · 2021 [cited by applicant]
KR 1020230011547A · 2023 [cited by applicant]
Chih-Lung Lin et al., “Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays,” in IEEE Journal of the Electron Devices Society, vol. 8, pp. 235-240, 2020. [cited by applicant]
Nack-Hyeon Keum et al., “An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs,” in IEEE Journal of Solid-State Circuits, vol. 55, pp. 3087-3096, 2… [cited by applicant]
S.-M. Choi et al., “A Self-compensated Voltage Programming Pixel Structure for Active-Matrix Organic Light Emitting Diodes,” IDW Tech. Digest, 535-538 (2003). [cited by applicant]