IP Library › Granted Patent US 12,463,611
Granted Patent B2
US 12,463,611 · App. 18/460,103 · Granted Nov 4, 2025

Capacitor-based degeneration circuits

Inventors: Xingyi Hua (Thousand Oaks, CA); Weiheng Chang (Thousand Oaks, CA)
Assignee: Skyworks Solutions, Inc.
H03G3/3042H03F3/245H04B1/44H03F2200/294H03F2200/451H03G2201/103H03G2201/307
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,463,611
App. No.
18/460,103
Granted
Nov 4, 2025
Kind
B2
Abstract

This disclosure relates to variable-gain amplifiers that include degeneration circuits configured to adapt to a gain mode that is currently being implemented. For example, a variable-gain amplifier can operate in a plurality of gain modes to amplify a signal with different levels of amplification. The variable-gain amplifier can include a gain circuit configured to amplify a signal and a degeneration circuit coupled to the gain circuit. The degeneration circuit can include an inductor and a switching-capacitive arm coupled in parallel to the inductor. The degeneration circuit can operate based on a current gain mode to change an inductance for the variable-gain amplifier.

Claims (27)

1 . An amplifier circuit comprising:

a degeneration circuit configured to couple to a ground side of a transistor, the degeneration circuit including an inductive arm and a capacitive arm coupled in parallel to the inductive arm, the inductive arm including an inductor, the capacitive arm including a capacitor, the amplifier circuit being configured to selectively operate in at least a first gain mode or second gain mode, the capacitive arm being configurable to an open circuit state for the first gain mode and configurable to a closed circuit state for the second gain mode, the amplifier circuit being free of a connection between a gate side of the transistor and the ground side of the transistor, the first gain mode being associated with more gain than the second gain mode.

2 . The amplifier circuit of claim 1 wherein the capacitive arm includes the capacitor and a switch coupled in series.

3 . The amplifier circuit of claim 1 wherein the capacitive arm is a first capacitive arm and the degeneration circuit further includes a second capacitive arm coupled in parallel to the inductive arm.

4 . The amplifier circuit of claim 1 wherein the transistor has a gate or base coupled to an input node and a drain or collector coupled to an output node, and the degeneration circuit is coupled to a source or emitter of the transistor.

5 . The amplifier circuit of claim 1 wherein the amplifier circuit is implemented within a low noise amplifier.

6 . The amplifier circuit of claim 1 further comprising the transistor configured to amplify a signal.

7 . The amplifier circuit of claim 1 wherein the transistor is a field-effect transistor (FET).

8 . The amplifier circuit of claim 1 wherein the capacitive arm includes the capacitor and a switch coupled in series the switch being configured to implement the open circuit state and the closed circuit state.

9 . An amplifier comprising:

a transistor including a gate or base coupled to an input node and a drain or collector coupled to an output node; and

a degeneration circuit coupled to a ground side of the transistor, the degeneration circuit including an inductive arm and a capacitive arm coupled in parallel to the inductive arm, the inductive arm including an inductor, the capacitive arm including a capacitor, the capacitive arm being configurable to an open circuit state for a first gain mode of the amplifier and configurable to a closed circuit state for a second gain mode of the amplifier, the amplifier being free of a connection between the gate or base of the transistor and the ground side of the transistor, the first gain mode being associated with more gain than the second gain mode.

10 . The amplifier of claim 9 wherein the capacitive arm includes the capacitor and a switch coupled in series.

11 . The amplifier of claim 9 wherein the capacitive arm is a first capacitive arm and the degeneration circuit further includes a second capacitive arm coupled in parallel to the inductor.

12 . The amplifier of claim 9 wherein the amplifier is implemented within a low noise amplifier.

13 . The amplifier of claim 9 wherein the transistor is a field-effect transistor (FET).

14 . The amplifier of claim 9 wherein the capacitive arm includes the capacitor and a switch coupled in series the switch being controllable to implement the open circuit state and the closed circuit state.

15 . A radio-frequency module comprising:

an amplifier configured to amplify a signal; and

a controller coupled to the amplifier, the controller being configured to control a plurality of gain modes for the radio-frequency module, the plurality of gain modes including a first gain mode and a second gain mode, the amplifier including a transistor and a degeneration circuit coupled to a ground side of the transistor, the degeneration circuit including an inductive arm and a capacitive arm coupled in parallel to the inductive arm, the inductive arm including an inductor, the capacitive arm including a capacitor, the capacitive arm being configurable to an open circuit state for the first gain mode and configurable to a closed circuit state for the second gain mode, the amplifier being free of a connection between a gate side of the transistor and the ground side of the transistor, the first gain mode being associated with more gain than the second gain mode.

16 . The radio-frequency module of claim 15 wherein the controller is configured to control the capacitive arm.

17 . The radio-frequency module of claim 15 wherein the capacitive arm includes the capacitor and a switch coupled in series.

18 . The radio-frequency module of claim 15 wherein the capacitive arm is a first capacitive arm and the degeneration circuit further includes a second capacitive arm coupled in parallel to the inductive arm.

19 . A radio-frequency device comprising:

the radio-frequency module of claim 15 ; and

an antenna configured to at least one of receive or transmit the signal.

20 . The radio-frequency module of claim 15 wherein the capacitive arm includes the capacitor and a switch coupled in series the switch being controllable to implement the open circuit state and the closed circuit state.

Continuity (4)
Continuation 17592913 · Feb 4, 2022
Continuation 17005244 · Aug 27, 2020
Provisional Application 62894051 · Aug 30, 2019
Related Publication 20240072750A1 · Feb 29, 2024
References Cited (17)
US 10110166B1 · Noori · 2018 [cited by examiner]
US 11245372B2 · Hua · 2022 [cited by examiner]
US 11784620B2 · Hua · 2023 [cited by examiner]
US 20080012643A1 · Duperray · 2008 [cited by applicant]
US 20160336983A1 · Wang et al. · 2016 [cited by applicant]
US 20180062690A1 · Hageraats et al. · 2018 [cited by applicant]
US 20180145648A1 · Ye · 2018 [cited by examiner]
US 20180175807A1 · Noori · 2018 [cited by examiner]
US 20180191312A1 · Mu · 2018 [cited by applicant]
US 20190267951A1 · Kim et al. · 2019 [cited by applicant]
US 20200328724A1 · Ayranci · 2020 [cited by examiner]
US 20210083636A1 · Chang · 2021 [cited by applicant]
Final Office Action dated Feb. 9, 2023 for U.S. Appl. No. 17/592,913, 19 pages. [cited by applicant]
Non-Final Office Action dated Sep. 28, 2022 for U.S. Appl. No. 17/592,913, 11 pages. [cited by applicant]
Non-Final Rejection for U.S. Appl. No. 17/005,244, dated Jun. 9, 2021, 9 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/592,913 date Sep. 1, 2023, 14 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/005,244, dated Sep. 23, 2021, 6 pages. [cited by applicant]