IP Library Granted Patent US 12,470,184
Granted Patent B2
US 12,470,184 · App. 17/709,795 · Granted Nov 11, 2025

Multi-mode power amplifier signal switching

Inventor: Lui Ray Lam (Lexington, MA)
Assignee: Skyworks Solutions, Inc.
H03F3/245H03F3/195H03F3/72H03F2200/318H03F2200/451H03F2200/537H03F2200/541H03F2203/7221
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,470,184
App. No.
17/709,795
Granted
Nov 11, 2025
Kind
B2
Abstract

A switching circuit comprises a first transistor, a transformer including a first inductor and a second inductor that is co-centric with the first inductor, a first switch, a second switch, a second transistor, a first output, a second output, and coupling circuitry configured to couple the first inductor to the first transistor, a first end of the second inductor, the first switch, and the first output together at a first node, a second end of the second inductor, the second switch, and the second transistor together at a second node, and the second output to the second transistor.

Claims (45)

1 . A switching circuit comprising:

a first transistor;

a transformer including a first inductor and a second inductor that is co-centric with the first inductor;

a first switch;

a second switch;

a second transistor;

a first output;

a second output; and

a matching network coupled between the second output and the second transistor;

the first inductor coupled to the first transistor, a first end of the second inductor, the first switch, and the first output together at a first node, a second end of the second inductor coupled to the second switch and the second transistor together at a second node, and the second output coupled to the second transistor.

2 . The switching circuit of claim 1 wherein the first inductor is coupled to a collector of the first transistor.

3 . The switching circuit of claim 1 wherein the first switch is a shunt switch.

4 . The switching circuit of claim 1 wherein the second switch is a shunt switch.

5 . The switching circuit of claim 1 further comprising a matching network, wherein the matching network is coupled between the first output and the first node.

6 . The switching circuit of claim 1 wherein the matching network is coupled to a collector of the second transistor.

7 . The switching circuit of claim 1 wherein the first transistor is a second-stage amplifier.

8 . The switching circuit of claim 7 wherein the second transistor is a third-stage amplifier.

9 . The switching circuit of claim 1 further comprising an inter-stage network, wherein the inter-stage network is coupled between the second transistor and the second node.

10 . The switching circuit of claim 1 wherein the first switch is configured to be biased to an OFF state to direct a signal to the second output.

11 . The switching circuit of claim 1 wherein the second switch is configured to be biased to an OFF state to direct a signal to the first output.

12 . The switching circuit of claim 1 wherein the first output is a low-gain output.

13 . The switching circuit of claim 1 wherein the second output is a high-gain output.

14 . A semiconductor die comprising:

a first transistor;

a transformer comprising a first inductor and a second inductor that is co-centric with the first inductor;

a first switch;

a second switch;

a second transistor;

a first output;

a second output; and

a matching network coupled between the second output and the second transistor;

the first inductor coupled to the first transistor, a first end of the second inductor, the first switch, and the first output together at a first node, a second end of the second inductor coupled to the second switch and the second transistor together at a second node, and the second output coupled to the second transistor.

15 . The semiconductor die of claim 14 wherein the first inductor is coupled to a collector of the first transistor.

16 . The semiconductor die of claim 14 further comprising a matching network, wherein the matching network is coupled between the first output and the first node.

17 . A packaged module comprising:

a first transistor;

a transformer comprising a first inductor and a second inductor that is co-centric with the first inductor;

a first switch;

a second switch;

a second transistor;

a first output;

a second output; and

a matching network coupled between the second output and the second transistor;

the first inductor coupled to the first transistor, a first end of the second inductor, the first switch, and the first output together at a first node, a second end of the second inductor coupled to the second switch and the second transistor together at a second node, and the second output coupled to the second transistor.

18 . The packaged module of claim 17 further comprising a matching network, wherein the matching network is coupled between the first output and the first node.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2023
From: LAM, LUI RAY
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 064693/0908 →
Continuity (2)
Provisional Application 63169037 · Mar 31, 2021
Related Publication 20220321069A1 · Oct 6, 2022
References Cited (8)
US 7869771B2 · Zolfaghari · 2011 [cited by examiner]
US 8280325B2 · Zolfaghari · 2012 [cited by examiner]
US 9160377B2 · Lee · 2015 [cited by examiner]
US 9184707B2 · Rangarajan · 2015 [cited by examiner]
US 10110184B2 · Lyalin · 2018 [cited by examiner]
US 10574286B2 · Wang · 2020 [cited by examiner]
US 12003221B2 · Cao · 2024 [cited by examiner]
US 20110171994A1 · Rajendran · 2011 [cited by examiner]