IP Library Granted Patent US 12,471,071
Granted Patent B2
US 12,471,071 · App. 17/856,942 · Granted Nov 11, 2025

Transport block mapping across slots

Inventors: Mohammed Karmoose (San Diego, CA); Jung Hyun Bae (San Diego, CA)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H04W72/0446H04L1/0067H04L1/0071H04W72/1263
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,471,071
App. No.
17/856,942
Granted
Nov 11, 2025
Kind
B2
Abstract

A system and a method are disclosed relating to a transport block processing chain for a transmitter. A code block determination circuit may be configured to determine a size of a code block that maps across multiple slots of a wireless physical shared channel according to a Transport Block over Multiple Slots (TBoMS) configuration, and a rate matching circuit may be configured to rate match bits of the code block to a number of bits available in a transport block that spans the predetermined number of slots of the wireless physical shared channel. Additionally, an interleaver may be configured to interleave a continuous output of the rate matching circuit on a slot basis so that a code block that crosses a slot boundary between a first slot and a second slot is interleaved within the first slot and the second slot.

Claims (26)

1 . A transport block processing chain circuitry for a transmitter, comprising:

a code block determination circuit configured to determine a size of a code block that maps across multiple slots of a wireless physical shared channel according to a Transport Block over Multiple Slots (TBoMS) configuration, wherein the TBoMS configuration includes a parameter that sets an upper limit on a transport block size of a transport block; and

a rate matching circuit configured to rate match bits of the code block to a number of bits available in the transport block that spans the multiple slots of the wireless physical shared channel.

2 . The transport block processing chain circuitry of claim 1 , wherein the multiple slots of the wireless physical shared channel according to the TBoMS configuration are based, at least in part, on a legacy maximum transport block size (TBS).

3 . The transport block processing chain circuitry of claim 1 , wherein the multiple slots of the wireless physical shared channel according to the TBoMS configuration are based, at least in part, on a predetermined number of code blocks.

4 . The transport block processing chain circuitry of claim 3 , wherein the predetermined number of code blocks is based, at least in part, on a legacy maximum number of code blocks.

5 . The transport block processing chain circuitry of claim 1 , wherein the multiple slots of the wireless physical shared channel according to the TBoMS configuration are based, at least in part, on a maximum transport block size (TBS) set forth in a standards document.

6 . The transport block processing chain circuitry of claim 1 , further comprising an interleaver configured to interleave a continuous output of the rate matching circuit on a slot basis so that a code block that crosses a slot boundary between a first slot and a second slot is interleaved within the first slot and the second slot.

7 . A transport block processing chain circuitry for a transmitter, comprising:

a code block determination circuit configured to determine a size of a code block that maps across at least one slot boundary of a slot of a wireless physical shared channel according to a Transport Block over Multiple Slots (TBoMS) configuration, wherein the TBoMS configuration includes a parameter that sets an upper limit on a transport block size of a transport block;

a rate matching circuit configured to rate match bits of the code block to a number of bits available in the transport block that spans one or more slots of the wireless physical shared channel; and

an interleaver configured to interleave a continuous output of the rate matching circuit on a slot basis so that a code block that crosses a slot boundary between a first slot and a second slot is interleaved within the first slot and the second slot.

8 . The transport block processing chain circuitry of claim 7 , wherein the code block that crosses the slot boundary between the first slot and the second slot is segmented with a redundancy version corresponding to the second slot,

wherein an output of the rate matching circuit is constrained to a predetermined number of slots, and

wherein the interleaver is further configured to interleave the output of the rate matching circuit across the predetermined number of slots.

9 . The transport block processing chain circuitry of claim 8 , wherein the code block determination circuit is further configured to determine the size of a code block that maps across multiple slots of the wireless physical shared channel according to a Transport Block over Multiple Slots (TBoMS) configuration, and

wherein the rate of the rate matching circuit is further configured to match bits of the code block to the number of bits available in the transport block that spans the multiple slots of the wireless physical shared channel.

10 . The transport block processing chain circuitry of claim 8 , wherein the one or more slots of the wireless physical shared channel of the TBoMS configuration are based, at least in part, on a predetermined number of code blocks, a maximum transport block size (TBS) set forth in a standards document, or a combination thereof.

11 . A method for processing data to be mapped into a transport block, the method comprising:

determining, by a code block determination circuit, a size of a code block of data that maps across multiple slots of a wireless physical shared channel according to a Transport Block of Multiple Slots (TBoMS) configuration, wherein the TBoMS configuration includes a parameter that sets an upper limit on a transport block size of a transport block; and

rate matching, by a rate matching circuit, bits of a code block to a number of bits available in the transport block that spans the multiple slots of the wireless physical shared channel.

12 . The method of claim 11 , wherein the multiple slots of the wireless physical shared channel according to the TBoMS configuration are based, at least in part, on a legacy maximum transport block size (TBS).

13 . The method of claim 11 , wherein the multiple slots of the wireless physical shared channel according to the TBoMS configuration are based, at least in part, on a predetermined number of code blocks.

14 . The method of claim 13 , wherein the predetermined number of code blocks is based, at least in part, on a legacy maximum number of code blocks.

15 . The method of claim 11 , wherein the multiple slots of the wireless physical shared channel according to the TBoMS configuration are based, at least in part, on a maximum transport block size (TBS) set forth in a standards document.

16 . The method of claim 11 , further comprising interleaving, by an interleaver, a continuous output of the rate matching circuit on a slot basis so that a code block that crosses a slot boundary between a first slot and a second slot is interleaved within the first slot and the second slot.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 28, 2023
From: KARMOOSE, MOHAMMED; BAE, JUNG HYUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 064423/0499 →
Continuity (8)
Continuation In Part 17378646 · Jul 16, 2021
Provisional Application 63230655 · Aug 6, 2021
Provisional Application 63192563 · May 24, 2021
Provisional Application 63153943 · Feb 25, 2021
Provisional Application 63138382 · Jan 15, 2021
Provisional Application 63134584 · Jan 6, 2021
Provisional Application 63062423 · Aug 6, 2020
Related Publication 20220346091A1 · Oct 27, 2022
References Cited (35)
US 7477610B2 · Bejerano et al. · 2009 [cited by applicant]
US 8213461B2 · Croxford · 2012 [cited by applicant]
US 11297635B2 · Salim et al. · 2022 [cited by applicant]
US 20180367202A1 · Yang et al. · 2018 [cited by applicant]
US 20190045390A1 · Davydov · 2019 [cited by examiner]
US 20190110273A1 · Jiang et al. · 2019 [cited by applicant]
US 20190149365A1 · Chatterjee et al. · 2019 [cited by applicant]
US 20200100139A1 · Kim et al. · 2020 [cited by applicant]
US 20200344753A1 · Gao · 2020 [cited by applicant]
US 20210218538A1 · Myung et al. · 2021 [cited by applicant]
US 20210368501A1 · Hamidi-Sepehr et al. · 2021 [cited by applicant]
US 20210392648A1 · Andersson et al. · 2021 [cited by applicant]
US 20220045789A1 · Karmoose et al. · 2022 [cited by applicant]
US 20220052832A1 · Ersbo · 2022 [cited by examiner]
US 20220303987A1 · Sridharan · 2022 [cited by examiner]
US 20220346091A1 · Karmoose et al. · 2022 [cited by applicant]
CN 109417531A · 2019 [cited by applicant]
EP 4102757A1 · 2022 [cited by applicant]
WO 2018030736A1 · 2018 [cited by applicant]
WO 2020071985A1 · 2020 [cited by applicant]
WO 2021225508A2 · 2021 [cited by applicant]
WO WO2021225512A1 · 2021 [cited by examiner]
U.S. Appl. No. 63/021,323 priority document for WO-2021225512-A1 May 2020 (Year: 2020). [cited by examiner]
Office Action for U.S. Appl. No. 17/378,646, mailed Jun. 8, 2023. [cited by applicant]
Extended European Search Report for Application No. 22185474.8, mailed Apr. 12, 2023. [cited by applicant]
Intel Corporation, “Downlink Multiplexing of eMBB and URLLC Transmissions,” 3GPP Draft; R1-1700374 Intel—DL_EMBB_URLLC, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-069… [cited by applicant]
Nokia et al., “Transport Block Processing for PUSCH Coverage Enhancements,” 3GPP Draft; RI-2105902, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis … [cited by applicant]
Partial European Search Report for Application No. 22185474.8, mailed Dec. 9, 2022. [cited by applicant]
CATT, “POSCH and PUSCH Resource Allocation,” 3GPP Draft; R1-1715824, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No… [cited by applicant]
Extended European Search Report for Application No. 21189400.1, mailed Jan. 21, 2022. [cited by applicant]
LG Electronics, “Discussion on Resource Allocation and TBS Determination,” 3GPP Draft; R1-1719929, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis C… [cited by applicant]
Final Office Action for U.S. Appl. No. 17/378,646, mailed Dec. 13, 2023. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/378,646, mailed Jul. 5, 2024. [cited by applicant]
European Office Action for Application No. 22185474.8, mailed Nov. 5, 2024. [cited by applicant]
3GPP, “FL Summary of TB Processing Over Multi-Slot PUSCH (AI 8.8.1.2),” Moderator (Nokia, Nokia Shanghai Bell), 3GPP TSG RAN WG1 #104-e; RI-2102241, e-Meeting. Jan. 2021, 79 pages. [cited by applicant]