IP Library Granted Patent US 12,474,479
Granted Patent B2
US 12,474,479 · App. 17/755,980 · Granted Nov 18, 2025

Light receiving element and distance measuring device

Inventors: Takuya Maruyama (Kanagawa, JP); Yusuke Otake (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
G01S17/931G01S7/4863G01S17/08G01S17/89H10F39/811
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,474,479
App. No.
17/755,980
Granted
Nov 18, 2025
Kind
B2
Abstract

Provided is a light receiving element capable of lowering the on-voltage of a transfer transistor and suppressing transfer failures at a low on-voltage. The light receiving element includes a plurality of pixels arranged in a matrix, each of the plurality of pixels including: a photoelectric conversion unit; first and second charge storage units that store charges generated by the photoelectric conversion unit; first and second transfer transistors that transfer the charges from the photoelectric conversion unit to the first and second charge storage units, respectively; first and second amplification transistors that amplify potentials of the first and second charge storage units, respectively; and a connection wiring that electrically connects the first charge storage unit and the first amplification transistor, wherein a first transfer control wiring electrically connected to a gate of the first transfer transistor of each of the pixels in the same row extends in a row direction in a first wiring layer, and the connection wiring extends to the first wiring layer.

Claims (93)

1 . A light receiving element, comprising:

a plurality of pixels arranged in a matrix,

each of the plurality of pixels including:

a photoelectric conversion unit;

first and second charge storage units that store charges generated by the photoelectric conversion unit;

first and second transfer transistors that transfer the charges from the photoelectric conversion unit to the first and second charge storage units, respectively;

first and second amplification transistors that amplify potentials of the first and second charge storage units, respectively; and

a connection wiring that electrically connects the first charge storage unit and the first amplification transistor, wherein

a first transfer control wiring electrically connected to a gate of the first transfer transistor of each of the plurality of pixels in the same row extends in a row direction in a first wiring layer, and

the connection wiring extends to the first wiring layer.

2 . The light receiving element according to claim 1 , wherein

the connection wiring is adjacent to the first transfer control wiring in the first wiring layer.

3 . The light receiving element according to claim 1 , wherein

the connection wiring extends in parallel with the first transfer control wiring in the first wiring layer.

4 . The light receiving element according to claim 1 , wherein

each of the plurality of pixels further includes a discharge transistor for discharging the charges of the photoelectric conversion unit, and

a discharge control wiring electrically connected to a gate of the discharge transistor of each of the plurality of pixels in the same row extends in the row direction in the first wiring layer.

5 . The light receiving element according to claim 4 , wherein

an intermediate potential is applied to the gate of the discharge transistor while the charges are being stored in the first and second charge storage units.

6 . The light receiving element according to claim 1 , wherein

each of the plurality of pixels further includes a reset transistor for resetting the charges of the first charge storage unit, and

a reset control wiring connected to a gate of the reset transistor of each of the plurality of pixels in the same row extends in the row direction in the first wiring layer.

7 . The light receiving element according to claim 6 , wherein an intermediate potential is applied to the gate of the reset transistor while the charges are being stored in the first and second charge storage units.

8 . The light receiving element according to claim 1 , wherein the first transfer control wiring surrounds the connection wiring in the first wiring layer.

9 . The light receiving element according to claim 1 , wherein

the first transfer control wiring extends to a second wiring layer which is an upper layer of the first wiring layer, and

the first transfer control wiring in the second wiring layer overlaps the connection wiring in the first wiring layer.

10 . The light receiving element according to claim 9 , wherein the connection wiring in the first wiring layer extends in parallel with the first transfer control wiring in the second wiring layer.

11 . The light receiving element according to claim 9 , wherein the connection wiring in the first wiring layer extends in parallel in a direction orthogonal to the first transfer control wiring in the second wiring layer.

12 . The light receiving element according to claim 1 , wherein

the connection wiring includes:

an upper-layer wiring arranged in the first wiring layer; and

a lower-layer wiring arranged in the second wiring layer, which is a lower layer of the first wiring layer, and

the lower-layer wiring is connected to the upper-layer wiring by an upper-layer via, and is connected to each of the first charge storage unit and the gate of the first amplification transistor by a lower-layer via.

13 . The light receiving element according to claim 1 , wherein

the first transfer control wiring is connected to the gate of the first transfer transistor of a portion of the plurality of pixels in the same row,

a second transfer control wiring to which a potential having the same phase as that of the first transfer control wiring is applied is connected to the gate of the first transfer transistor of another portion of the plurality of pixels in the same row,

the first and second transfer control wirings extend in the row direction in the first wiring layer, and

the connection wiring is sandwiched between the first and second transfer control wirings in the first wiring layer.

14 . A light receiving element, comprising:

a plurality of pixels arranged in a matrix,

each of the plurality of pixels including:

a photoelectric conversion unit;

first and second charge storage units that store charges generated by the photoelectric conversion unit;

first and second transfer transistors that transfer the charges from the photoelectric conversion unit to the first and second charge storage units, respectively;

first and second amplification transistors that amplify potentials of the first and second charge storage units, respectively;

a connection wiring that electrically connects the first charge storage unit and the first amplification transistor; and

a discharge transistor that discharges the charges of the photoelectric conversion unit, wherein

a discharge control wiring electrically connected to a gate of the discharge transistor of each of the plurality of pixels in the same row extends in a row direction in a first wiring layer, and

the connection wiring extends to the first wiring layer.

15 . A light receiving element, comprising:

a plurality of pixels arranged in a matrix,

each of the plurality of pixels including:

a photoelectric conversion unit;

first and second charge storage units that store charges generated by the photoelectric conversion unit;

first and second transfer transistors that transfer the charges from the photoelectric conversion unit to the first and second charge storage units, respectively;

first and second amplification transistors that amplify potentials of the first and second charge storage units, respectively;

a connection wiring that electrically connects the first charge storage unit and the first amplification transistor; and

a reset transistor that resets the charges of the first charge storage unit, wherein

a reset control wiring connected to a gate of the reset transistor of each of the plurality of pixels in the same row extends in a row direction in a first wiring layer, and

the connection wiring extends to the first wiring layer.

16 . A light receiving element, comprising:

a plurality of pixels arranged in a matrix,

each of the plurality of pixels including:

a photoelectric conversion unit;

first and second charge storage units that store charges generated by the photoelectric conversion unit;

first and second transfer transistors that transfer the charges from the photoelectric conversion unit to the first and second charge storage units, respectively;

first and second amplification transistors that amplify potentials of the first and second charge storage units, respectively;

a connection wiring that electrically connects the first charge storage unit and the first amplification transistor; and

a reset transistor that resets the charges in the first charge storage unit, wherein a boost wiring for boosting the first charge storage unit while the charges are being stored in the first and second charge storage units extends in a row direction in a first wiring layer, and

the connection wiring extends to the first wiring layer.

17 . A light receiving element, comprising:

a plurality of pixels arranged in a matrix,

each of the plurality of pixels including:

a photoelectric conversion unit;

first and second charge storage units that store charges generated by the photoelectric conversion unit;

first and second transfer transistors that transfer the charges from the photoelectric conversion unit to the first and second charge storage units, respectively;

first and second amplification transistors that amplify potentials of the first and second charge storage units, respectively;

a connection wiring that is arranged in a first wiring layer and electrically connects the first charge storage unit and the first amplification transistor; and

a reset transistor that resets the charges in the first charge storage unit, wherein a boost wiring for boosting the first charge storage unit while the charges are being stored in the first and second charge storage units extends in a row direction in a second wiring layer which is an upper layer of the first wiring layer, and

the boost wiring extends to the first wiring layer.

18 . A distance measuring device, comprising:

a light emitting unit that emits light;

a light receiving unit having a plurality of pixels arranged in a matrix to receive reflected light reflected by an object; and

a calculation unit that calculates the distance to the object based on the detection signal from the light receiving unit, and

each of the plurality of pixels including:

a photoelectric conversion unit;

first and second charge storage units that store charges generated by the photoelectric conversion unit;

first and second transfer transistors that transfer the charges from the photoelectric conversion unit to the first and second charge storage units, respectively;

first and second amplification transistors that amplify potentials of the first and second charge storage units, respectively; and

a connection wiring that electrically connects the first charge storage unit and the first amplification transistor, wherein

a first transfer control wiring electrically connected to a gate of the first transfer transistor of each of the plurality of pixels in the same row extends in a row direction in a first wiring layer, and

the connection wiring extends to the first wiring layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2022
From: MARUYAMA, TAKUYA; OTAKE, YUSUKE
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 059898/0825 →
Priority Claims (1)
JP 2019-210098 · Nov 21, 2019 · national
Continuity (1)
Related Publication 20220390611A1 · Dec 8, 2022
References Cited (14)
US 8785831B2 · Krymski · 2014 [cited by examiner]
US 20140319321A1 · Wada et al. · 2014 [cited by applicant]
US 20150130902A1 · Fossum et al. · 2015 [cited by applicant]
US 20190020835A1 · Takahashi · 2019 [cited by examiner]
CN 111955003A · 2020 [cited by applicant]
JP 2007060500A · 2007 [cited by applicant]
JP 2009008537A · 2009 [cited by applicant]
JP 2014216537A · 2014 [cited by applicant]
JP 2015186171A · 2015 [cited by applicant]
JP 2016092593A · 2016 [cited by applicant]
KR 1020150053673A · 2015 [cited by applicant]
TW 202005361A · 2020 [cited by applicant]
WO 2019198586A1 · 2019 [cited by applicant]
International Search Report and Written Opinion of PCT Application No. PCT/JP2020/038145, issued on Dec. 15, 2020, 13 pages of ISRWO. [cited by applicant]