IP Library Granted Patent US 12,477,762
Granted Patent B2
US 12,477,762 · App. 17/906,783 · Granted Nov 18, 2025

Semiconductor device

Inventors: Kentaro Yoshida (Tokyo, JP); Koichiro Kisu (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
H10D12/411H01L24/32H01L24/33H01L24/48H01L24/49H01L24/73H01L2224/3201H01L2224/32245H01L2224/3303H01L2224/48011H01L2224/48245H01L2224/4903H01L2224/73215H01L2224/73265H01L2924/13055H10D64/231
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,477,762
App. No.
17/906,783
Granted
Nov 18, 2025
Kind
B2
Abstract

The semiconductor device according to the present disclosure has features (1) to (3) below. The feature (1) is that “a lower surface of an on-chip bonding material has a shape matching a surface shape of a main current wiring connection region in plan view”. The feature (2) is that “an emitter sense wiring is directly connected to a side surface of the main current wiring connection region”. The feature (3) is that “an IGBT chip has an ineffective region in which the IGBT does not function in a region below an emitter sense pad and the emitter sense wiring”.

Claims (41)

1 . A semiconductor device comprising:

a semiconductor chip having a switching element therein; and

a surface electrode provided on a surface of the semiconductor chip and through which main current flows during operation of the switching element, wherein

the switching element has a control electrode, and the switching element is operated and controlled by applying a control voltage with potential of the surface electrode as reference potential to the control electrode,

the semiconductor device further comprising:

an insulating film provided on the surface electrode, wherein

the insulating film has an opening region, and a region in the opening region in the surface electrode serves as a wiring connection region,

the semiconductor device further comprising:

a chip bonding material that has a lower surface and is electrically connected to the surface electrode by contacting the lower surface with a surface of the wiring connection region;

a sense pad provided independently of the surface electrode on a surface of the semiconductor chip; and

a sense wiring provided on a surface of the semiconductor chip and electrically connecting the surface electrode and the sense pad, wherein

potential of the sense pad is control reference potential of the switching element,

the lower surface of the chip bonding material has a shape matching a surface shape of the wiring connection region in plan view,

the sense wiring is connected to the wiring connection region, and

the semiconductor chip has an ineffective region in which the switching element does not function in a region below the sense pad and the sense wiring.

2 . The semiconductor device according to claim 1 , wherein

the semiconductor chip further includes a current detection element that is provided independently of the switching element and performs switching operation equivalent to the switching element, and the current detection element is provided in a current detection element formation region of the semiconductor chip, and

the semiconductor device further includes

a current detection pad that is provided on the current detection element formation region of the semiconductor chip independently of the surface electrode and through which detection current flows during operation of the current detection element.

3 . The semiconductor device according to claim 1 , wherein

the switching element is an IGBT.

4 . The semiconductor device according to claim 1 , wherein

the switching element is formed of a wide band gap semiconductor.

5 . A semiconductor device comprising:

a semiconductor chip having a switching element therein; and

a surface electrode provided on a surface of the semiconductor chip and through which main current flows during operation of the switching element, wherein

the switching element has a control electrode, and the switching element is operated and controlled by applying a control voltage with potential of the surface electrode as reference potential to the control electrode,

the semiconductor device further comprising:

a chip wire that is electrically connected to the surface electrode by contacting at a chip connection point on a surface of the surface electrode; and

a sense connection member that is electrically connected to the surface electrode by contacting at a sense connection point of the surface electrode, wherein

potential of the sense connection point is control reference potential of the switching element, a region including the chip connection point in the surface electrode is defined as a wiring connection region, and a position farthest from the wiring connection region in the surface electrode is defined as an electrode remote position,

the sense connection point satisfies a connection point arrangement condition that a connection point is provided at a position close to the chip connection point between the chip connection point and the electrode remote position,

the sense connection member includes:

a sense pad provided independently of the surface electrode on a surface of the semiconductor chip; and

a sense wiring provided on a surface of the semiconductor chip and electrically connecting the surface electrode and the sense pad,

the sense connection point exists on a side surface of the wiring connection region,

the sense wiring is electrically connected to the surface electrode by being in contact with the surface electrode at the sense connection point, and

the semiconductor chip has an ineffective region in which the switching element does not function in a region below the sense pad and the sense wiring.

6 . The semiconductor device according to claim 5 , wherein

the chip wire includes a plurality of chip wires, and

the sense connection point satisfies the connection point arrangement condition in a relationship with at least one chip wire among the plurality of chip wires.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2022
From: YOSHIDA, KENTARO; KISU, KOICHIRO
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 061152/0335 →
Continuity (1)
Related Publication 20230155012A1 · May 18, 2023
References Cited (14)
US 8633550B2 · Uno · 2014 [cited by examiner]
US 9905652B2 · Nishimura · 2018 [cited by examiner]
US 20130049137A1 · Uno et al. · 2013 [cited by applicant]
US 20150206830A1 · Takada · 2015 [cited by examiner]
US 20170098647A1 · Uchida · 2017 [cited by examiner]
US 20170111037A1 · Shiigi · 2017 [cited by examiner]
US 20200116780A1 · Kawahara · 2020 [cited by examiner]
CN 110612600A · 2019 [cited by applicant]
JP 2010263032A · 2010 [cited by applicant]
JP 2013045996A · 2013 [cited by applicant]
WO 2018211735A1 · 2018 [cited by applicant]
An Office Action; “Notice of Reasons for Refusal,” mailed by the Japanese Patent Office on Mar. 22, 2023, which corresponds to Japanese Patent Application No. 2022-524780 and is related to U.S. Appl. No. 17/906,783; wit… [cited by applicant]
An Office Action; mailed by the China National Intellectual Property Administration of the People's Republic of China on Dec. 31, 2024, which corresponds to Chinese Patent Application No. 202080101008.0 and is related t… [cited by applicant]
International Search Report issued in PCT/JP2020/020031; mailed Jul. 21, 2020. [cited by applicant]