IP Library › Granted Patent US 12,477,866
Granted Patent B2
US 12,477,866 · App. 17/800,749 · Granted Nov 18, 2025

Light-emitting element and display device including the same

Inventors: Seung Geun Lee (Yongin-si, KR); Seung A Lee (Yongin-si, KR); Dae Hyun Kim (Yongin-si, KR); Dong Uk Kim (Yongin-si, KR); Hyun Min Cho (Yongin-si, KR)
Assignee: Samsung Display Co., Ltd.
H10H20/821H01L25/0753H10H20/8316H10H20/857
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,477,866
App. No.
17/800,749
Granted
Nov 18, 2025
Kind
B2
Abstract

A light emitting element includes: a first semiconductor layer; an active layer disposed on the first semiconductor layer; a second semiconductor layer disposed on the active layer; a third semiconductor layer comprising a third-first semiconductor layer and a third-second semiconductor layer stacked on the second semiconductor layer; and a fourth semiconductor layer disposed on the third-second semiconductor layer. The third semiconductor layer is a tunneling junction layer. A sum of a thickness of the fourth semiconductor layer and the third-second semiconductor layer is different from a sum of a thickness of the second semiconductor layer and the third-first semiconductor layer.

Claims (75)

1 . A light emitting element comprising:

a first semiconductor layer;

an active layer disposed on the first semiconductor layer;

a second semiconductor layer disposed on the active layer;

a third semiconductor layer comprising a third-first semiconductor layer and a third-second semiconductor layer stacked on the second semiconductor layer; and

a fourth semiconductor layer disposed on the third-second semiconductor layer,

wherein

the third semiconductor layer is a tunneling junction layer,

a sum of a thickness of the fourth semiconductor layer and the third-second semiconductor layer is different from a sum of a thickness of the second semiconductor layer and the third-first semiconductor layer,

a first surface of the active layer, which is attached to the second semiconductor layer, is disposed above a half point of the light emitting element, and

a second surface of the active layer, which is attached to the first semiconductor layer is disposed below the half point of the light emitting element.

2 . The light emitting element according to claim 1 , wherein

the first semiconductor layer, the fourth semiconductor layer, and the third-second semiconductor layer comprise an n-type semiconductor layer doped with an n-type dopant, and

the second semiconductor layer and the third-first semiconductor layer comprise a p-type semiconductor layer doped with a p-type dopant.

3 . The light emitting element according to claim 2 , wherein the sum of the thickness of the fourth semiconductor layer and the third-second semiconductor layer is greater than the sum of the thickness of the second semiconductor layer and the third-first semiconductor layer.

4 . The light emitting element according to claim 3 , wherein

the third-first semiconductor layer is doped with the p-type dopant having a concentration higher than that of the second semiconductor layer, and

the third-second semiconductor layer is doped with the n-type dopant having a concentration higher than those of the first and the fourth semiconductor layers.

5 . The light emitting element according to claim 3 , further comprising:

an insulating layer surrounding an outer circumferential surface of each of the first semiconductor layer, the active layer, the second semiconductor layer, the third semiconductor layer, and the fourth semiconductor layer.

6 . The light emitting element according to claim 3 , wherein a distance from a contact surface between the third-first semiconductor layer and the third-second semiconductor layer to an outer surface of the fourth semiconductor layer is different from a distance from the contact surface between the third-first semiconductor layer and the third-second semiconductor layer to an outer surface of the first semiconductor layer.

7 . The light emitting element according to claim 6 , wherein the distance from the contact surface between the third-first semiconductor layer and the third-second semiconductor layer to the outer surface of the fourth semiconductor layer is less than the distance from the contact surface between the third-first semiconductor layer and the third-second semiconductor layer to the outer surface of the first semiconductor layer.

8 . The light emitting element according to claim 6 , wherein the contact surface between the third-first semiconductor layer and the third-second semiconductor layer is disposed closer to the outer surface of the fourth semiconductor layer than the outer surface of the first semiconductor layer, based on a point corresponding to a half of an entire length of the light emitting element.

9 . A display device comprising:

a substrate comprising a display area including a plurality of pixel areas, and a non-display area surrounding at least one side of the display area; and

a pixel disposed in each of the pixel areas, wherein

the pixel comprises first and second electrodes spaced apart from each other on the substrate, a plurality of light emitting elements electrically connected to each of the first and second electrodes, and an insulating pattern disposed on one surface of each of the light emitting elements

each of the light emitting elements comprises

a first semiconductor layer, an active layer, a second semiconductor layer, a third semiconductor layer, and a fourth semiconductor layer that are sequentially stacked in a direction,

the third semiconductor layer is a tunneling junction layer,

the third semiconductor layer comprises a third-first semiconductor layer directly disposed on the second semiconductor layer, and a third-second semiconductor layer disposed between the third-first semiconductor layer and the fourth semiconductor layer, and

a sum of a thickness of the fourth semiconductor layer and the third-second semiconductor layer is different from a sum of a thickness of the second semiconductor layer and the third-first semiconductor layer,

wherein in a plan view the insulating pattern overlaps each of the light emitting elements between the first electrode and the second electrode, and

wherein a contact surface between the third-first semiconductor layer and the third-second semiconductor layer is disposed between a point corresponding to a half of an entire width of one surface of the insulating pattern that contacts each of the light emitting elements in a longitudinal direction of each of the light emitting elements and a point corresponding to one end of the one surface of the insulating pattern.

10 . The display device according to claim 9 , wherein

the first semiconductor layer, the fourth semiconductor layer, and the third-second semiconductor layer comprise an n-type semiconductor layer doped with an n-type dopant, and

the second semiconductor layer and the third-first semiconductor layer comprise a p-type semiconductor layer doped with a p-type dopant.

11 . The display device according to claim 10 , wherein the sum of the thickness of the third-second semiconductor layer and the fourth semiconductor layer that are sequentially stacked in the direction is greater than the sum of the thickness of the second semiconductor layer and the third-first semiconductor layer that are sequentially stacked in the direction.

12 . The display device according to claim 11 , wherein

the third-first semiconductor layer is doped with the p-type dopant having a concentration higher than that of the second semiconductor layer, and

the third-second semiconductor layer is doped with the n-type dopant having a concentration higher than those of the first and the fourth semiconductor layers.

13 . The display device according to claim 9 , wherein a distance from the contact surface between the third-first semiconductor layer and the third-second semiconductor layer to an outer surface of the fourth semiconductor layer in the direction is less than a distance from the contact surface between the third-first semiconductor layer and the third-second semiconductor layer to an outer surface of the first semiconductor layer.

14 . The display device according to claim 13 , wherein the contact surface between the third-first semiconductor layer and the third-second semiconductor layer is disposed closer to the outer surface of the fourth semiconductor layer than to the outer surface of the first semiconductor layer, based on a point corresponding to a half of an entire length of each of the light emitting elements in the direction.

15 . The display device according to claim 9 , wherein

the active layer of each of the light emitting elements includes a first surface that contacts the first semiconductor layer in the direction; and

a second surface opposite to the first surface and contacting the second semiconductor layer, and

the first surface of the active layer is disposed between the point corresponding to the half of the entire width of the one surface of the insulating pattern that contacts each of the light emitting elements in the longitudinal direction of each of the light emitting elements and a point corresponding to another end of the one surface of the insulating pattern.

16 . The display device according to claim 13 , wherein the pixel further comprises:

a bank pattern disposed between the substrate and the first electrode and between the substrate and the second electrode;

a first contact electrode that connects each of the light emitting elements with the first electrode; and

a second contact electrode that connects each of the light emitting elements with the second electrode.

17 . The display device according to claim 16 , wherein

each of the light emitting elements comprises:

an insulating layer surrounding each of an outer circumferential surface of the first semiconductor layer, an outer circumferential surface of the active layer, an outer circumferential surface of the second semiconductor layer, an outer circumferential surface of the third semiconductor layer, and an outer circumferential surface of the fourth semiconductor layer that are sequentially stacked in the direction,

the first semiconductor layer comprises a portion of a side surface and the outer surface that are not covered with the insulating layer in the direction, and

the fourth semiconductor layer comprises a portion of a side surface and the outer surface that are not covered with the insulating layer in the direction.

18 . The display device according to claim 17 , wherein

the first contact electrode directly contacts the portion of the side surface and the outer surface of the first semiconductor layer, and

the second contact electrode directly contacts the portion of the side surface and the outer surface of the fourth semiconductor layer.

19 . A display device comprising:

a substrate on which a plurality of pixels are disposed, wherein

each of the pixels comprises:

a plurality of light emitting elements disposed on the substrate;

a first electrode electrically connected to an end of each of the light emitting elements, and a second electrode electrically connected to a remaining end of each of the light emitting elements, the first electrode and the second electrode being spaced apart from each other; and

an insulating pattern disposed on one surface of each of the light emitting elements, wherein in a plan view, the insulating pattern overlaps each of the light emitting elements between the first electrode and the second electrode,

each of the light emitting elements comprises:

a first semiconductor layer, an active layer, a second semiconductor layer, a third semiconductor layer, and a fourth semiconductor layer that are stacked in a direction, the third semiconductor layer is a tunneling junction layer and comprises:

a third-first semiconductor layer directly disposed on the second semiconductor layer; and

a third-second semiconductor layer disposed between the third-first semiconductor layer and the fourth semiconductor layer,

semiconductor layers of a same type are disposed on opposite ends of each of the light emitting elements, and

a distance from a contact surface between the third-first semiconductor layer and the third-second semiconductor layer to an outer surface of the fourth semiconductor layer in the direction is less than a distance from the contact surface between the third-first semiconductor layer and the third-second semiconductor layer to an outer surface of the first semiconductor layer, and

the contact surface is disposed between a point corresponding to a half of an entire width of one surface of the insulating pattern that contacts each of the light emitting elements in a longitudinal direction of each of the light emitting elements and a point corresponding to one end of the one surface of the insulating pattern.

20 . The display device of claim 19 , wherein

the first semiconductor layer is disposed on an end of the opposite ends of each of the light emitting elements, and the fourth semiconductor layer is disposed on a remaining end of the opposite ends of each of the light emitting elements,

the first and fourth semiconductor layers comprise an n-type semiconductor layer doped with an n-type dopant.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 18, 2022
From: LEE, SEUNG GEUN; LEE, SEUNG A; KIM, DAE HYUN; KIM, DONG UK; CHO, HYUN MIN
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 060846/0846 →
Priority Claims (1)
KR 10-2020-0020359 · Feb 19, 2020 · national
Continuity (1)
Related Publication 20230106399A1 · Apr 6, 2023
References Cited (29)
US 9570425B2 · Do · 2017 [cited by applicant]
US 10340419B2 · Kim et al. · 2019 [cited by applicant]
US 10490696B2 · David et al. · 2019 [cited by applicant]
US 10672946B2 · Cho et al. · 2020 [cited by applicant]
US 11367823B2 · Kim et al. · 2022 [cited by applicant]
US 20110220871A1 · Kamikawa et al. · 2011 [cited by applicant]
US 20130234107A1 · Cheon et al. · 2013 [cited by applicant]
US 20170294451A1 · Kim et al. · 2017 [cited by applicant]
US 20180012929A1 · Lu et al. · 2018 [cited by applicant]
US 20180019377A1 · Kim · 2018 [cited by examiner]
US 20190305183A1 · Lutgen · 2019 [cited by applicant]
CN 102144342 · 2011 [cited by applicant]
JP WO0223640A1 · 2001 [cited by examiner]
JP 201355170 · 2013 [cited by applicant]
KR 1020100082215 · 2010 [cited by applicant]
KR 101436123 · 2014 [cited by applicant]
KR 1020180007376 · 2018 [cited by applicant]
KR 1020180009014 · 2018 [cited by applicant]
KR 1020190124359A · 2019 [cited by applicant]
KR 102136770 · 2020 [cited by applicant]
KR 1020200102615 · 2020 [cited by applicant]
KR 102281223 · 2021 [cited by applicant]
WO WO0223640A1 · 2001 [cited by examiner]
WO 0223640 · 2002 [cited by applicant]
WO 2017011387 · 2017 [cited by applicant]
WO 2017201363 · 2017 [cited by applicant]
WO 2018081635 · 2018 [cited by applicant]
International Search Report, with English translation, corresponding to International Application No. PCT/KR2020/004179 dated Nov. 11, 2020. [cited by applicant]
Written Opinion, with English translation, corresponding to International Application No. PCT/KR2020/004179, dated Nov. 11, 2020. [cited by applicant]