IP Library › Granted Patent US 12,489,996
Granted Patent B2
US 12,489,996 · App. 18/552,684 · Granted Dec 2, 2025

Front-end electronic circuitry for an electromagnetic radiation sensor application

Inventors: Charalambos Andreou (Tann, CH); Fridolin Michel (Au, CH)
Assignee: ams International AG
H04N25/709G01T1/247G01T1/366G01J2001/442G01J1/46H04N25/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,489,996
App. No.
18/552,684
Granted
Dec 2, 2025
Kind
B2
Abstract

A front-end electronic circuitry for an electromagnetic radiation sensor application comprises a charge sensitive amplifier stage with a first single-input operational transconductance amplifier, and a transistor being arranged in a first feedback path of the first single-input operational transconductance amplifier, and a signal shaper stage with a second single-input operational transconductance amplifier, and an active feedback circuit being arranged in a second feedback path of the second single-input operational transconductance amplifier. The front-end electronic circuitry further comprises a control circuit having a second transistor. The control circuit is configured to provide a control signal to control the transistor of the first feedback path in dependence on a gate-source voltage of the second transistor.

Claims (46)

1 . A front-end electronic circuitry for an electromagnetic radiation sensor application, comprising:

an input node being configured to be coupled to a sensor sensitive to electromagnetic radiation to receive an input signal from the sensor,

an output node to provide an output signal,

a charge sensitive amplifier stage comprising a first single-input operational transconductance amplifier having an input side being coupled to the input node and having an output side to provide a charge sensitive amplifier output signal, and a transistor being arranged in a first feedback path between the input side and the output side of the first single-input operational transconductance amplifier,

a signal shaper stage comprising a second single-input operational transconductance amplifier having an input side being coupled to the output side of the first single-input operational transconductance amplifier and having an output side being coupled to the output node, and an active feedback circuit being arranged in a second feedback path between the input side and the output side of the second single-input operational transconductance amplifier,

a control circuit comprising a second transistor, wherein the control circuit is configured to provide a control signal to control the transistor in dependence on a gate-source voltage of the second transistor.

2 . The front-end electronic circuitry of claim 1 , wherein the input node is configured to be coupled the sensor being embodied as a photon detector of a photon counting application.

3 . The front-end electronic circuitry of claim 1 ,

wherein the charge sensitive amplifier stage comprises a capacitor being arranged in parallel to the transistor between the input side and the output side of the first single-input operational transconductance amplifier,

wherein the signal shaper stage comprises a second capacitor being arranged in parallel to the active feedback circuit between the input side and the output side of the second single-input operational transconductance amplifier.

4 . The front-end electronic circuitry of claim 3 , comprising:

a coupling network being arranged between the output side of the first single-input operational transconductance amplifier and the input side of the second single-input operational transconductance amplifier,

wherein the coupling network comprises a parallel connection of a third transistor and a third capacitor,

wherein the control circuit is configured to provide the control signal to control the third transistor in dependence on a gate-source voltage of the second transistor.

5 . The front-end electronic circuitry of claim 4 ,

wherein the first single-input operational transconductance amplifier has a single-input connection being coupled to the input node, an input transistor having a control node being coupled to the single-input connection to receive a first input control signal being dependent on the input signal to control the input transistor, and a first current source being arranged in series with the input transistor,

wherein the second single-input operational transconductance amplifier has a single-input connection being coupled to the output side of the first single-input operational transconductance amplifier, a second input transistor having a control node being coupled to the single-input connection to receive a second input control signal being dependent on an output signal of the first single-input operational transconductance amplifier to control the second input transistor, and a second current source being arranged in series with the second input transistor.

6 . The front-end electronic circuitry of claim 5 , wherein the second transistor is configured as a replica of the input transistor of the first single-input operational transconductance amplifier.

7 . The front-end electronic circuitry of claim 6 ,

wherein the control circuit comprises a first current path and a third current source being arranged in the first current path,

wherein the second transistor is arranged in the first current path in a diode connected configuration,

wherein the second transistor has a drain node being coupled to the third current source.

8 . The front-end electronic circuitry of claim 7 ,

wherein the control circuit comprises a fourth transistor being configured as a replica of the third transistor,

wherein the control circuit is configured to generate the control signal in dependence of a gate-source voltage of the fourth transistor.

9 . The front-end electronic circuitry of claim 8 ,

wherein the control circuit comprises a second current path being coupled to the first current path,

wherein the fourth transistor is arranged in the second current path in a diode connected configuration,

wherein an output node of the control circuit is connected to a gate node of the fourth transistor,

wherein the control circuit comprises a fourth current source being arranged in the second current path between the fourth transistor and a reference potential.

10 . The front-end electronic circuitry of claim 9 ,

wherein the control circuit comprises a buffer circuit being arranged to couple the first current path to the second current path,

wherein a source node of the fourth transistor is connected to an output of the buffer circuit,

wherein the second transistor has a gate node that is connected to an input node of the buffer circuit.

11 . The front-end electronic circuitry of claim 9 , wherein the control circuit comprises a fifth current source being arranged in the second current path between a source node of the fourth transistor and a supply potential.

12 . The front-end electronic circuitry of claim 5 , wherein the active feedback circuit comprises a transconductance amplifier having a first input node being coupled to the output side of the second single-input operational transconductance amplifier, and a second input node to receive a reference voltage, and an output node being coupled to the single-input connection of the second single-input operational transconductance amplifier.

13 . The front-end electronic circuitry of claim 8 ,

wherein the input transistor of the first single-input operational transconductance amplifier and the input transistor of the second single-input operational transconductance amplifier, and the second transistor of the control circuit are matched to each other, and/or

wherein the first current source and the second current source and the third current source are matched to each other, and/or

wherein a resistance provided by the transistor and a resistance provided by the third transistor and a resistance provided by the fourth transistor are matched to each other, and/or

wherein a capacitance of the capacitor and a capacitance of the third capacitor are matched to each other.

14 . A sensor device for electromagnetic radiation, comprising:

a front-end electronic circuitry according to claim 1 ,

a sensor being sensitive to electromagnetic radiation to provide the input signal for the front-end electronic circuitry in dependence on electromagnetic radiation being received by the sensor.

15 . The sensor device of claim 14 ,

wherein the sensor is embodied as a photon detector sensor having a photon sensitive area, the photon detector sensor being configured to generate the input signal for the front-end electronic circuitry, when a photon hits the photon sensitive area.

Assignments (2)
CHANGE OF NAME Recorded Sep 21, 2026
From: TITAN NEWCO AG
To: INFINEON TECHNOLOGIES INTERNATIONAL SWITZERLAND AG
Reel/Frame 076079/0939 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 4, 2023
From: ANDREOU, CHARALAMBOS; MICHEL, FRIDOLIN
To: AMS INTERNATIONAL AG
Reel/Frame 065115/0125 →
Priority Claims (1)
DE 10 2021 108 710.4 · Apr 8, 2021 · national
Continuity (1)
Related Publication 20240073550A1 · Feb 29, 2024
References Cited (30)
US 4423387A · Sempel · 1983 [cited by applicant]
US 5793254A · O'Connor · 1998 [cited by applicant]
US 6998913B2 · Degeronimo · 2006 [cited by applicant]
US 8384038B2 · Guo · 2013 [cited by examiner]
US 9234969B2 · Arques · 2016 [cited by examiner]
US 9829377B2 · Steadman Booker · 2017 [cited by examiner]
US 20050275455A1 · Degeronimo · 2005 [cited by applicant]
US 20100017246A1 · Farrell et al. · 2010 [cited by applicant]
US 20100116999A1 · Tuemer et al. · 2010 [cited by applicant]
US 20120242407A1 · Yan · 2012 [cited by applicant]
US 20160299002A1 · Steadman Booker et al. · 2016 [cited by applicant]
US 20200066715A1 · Ichikawa et al. · 2020 [cited by applicant]
EP 1811657A2 · 2007 [cited by applicant]
EP 3780394A1 · 2021 [cited by applicant]
JP 2013503535A · 2013 [cited by applicant]
JP 2016540209A · 2016 [cited by applicant]
WO 2011023614A1 · 2011 [cited by applicant]
A High-Sensitivity Low-Power CMOS Sensor for a Future Neutron Personal Dosimeter Ying Zhang, Christine Hu-Guo, Daniel Husson, The-Duc Lé, Stéphane Higueret, and Yann (Year: 2012). [cited by examiner]
International Search Report issued for the corresponding PCT patent application No. PCT/EP2022/059082, dated Jul. 26, 2022, 5 pages (For informational purposes only). [cited by applicant]
German Search Report issued for the corresponding DE patent application No. DE 10 2021 108 710.4, dated Dec. 17, 2021, 7 pages (For informational purposes only). [cited by applicant]
Grybos, P. “Pole-Zero Cacellation Circuit for Charge Sensitive Amplifier with Pile-up Pulses Tracking System”, 2006 IEEE Nuclear Science Symposium Conference Record; Oct. 29-Nov. 4, 2006; San Diego, CA, USA, IEEE Servic… [cited by applicant]
Ying Z. “A High-Sensitivity 1-15 Low Power CMOS Sensor for a future Neutron Personal Dosimeter”, IEEE Transactions on Nuclear Science, IEEE, USA, Aug. 1, 2012, vol. 59, Issue 4, pp. 1465-1471, XP011456487. [cited by applicant]
Yunbo Z. “Ultra-low power CMOS front end readouts ASIC for portable digital radiation detector”, Tsinghua Science and Technology, Tsinghua University Press, Beijing, CN, Apr. 1, 2011, vol. 16, Issue 2, pp. 157-163, XP01… [cited by applicant]
Bochenek M. “Ibex: Versatile Readout ASIC with Spectral Imaging Capability and High Count Rate Capability”, IEEE Transactions on Nuclear Science, Jun. 2018, vol. 65, Issue 6, pp. 1285-1291. [cited by applicant]
Grybos, P. “Pole-Zero Cancellation Circuit With Pulse Pile-Up Tracking System for Low Noise Charge-Sensitive Amplifiers”, IEEE Transactions on Nuclear Science, Feb. 2008, vol. 55, Issue 1, pp. 583-590. [cited by applicant]
Gustavsson, M. et al.: “A High-Rate Energy-Resolving Photon-Counting ASIC for Spectral Computed Tomography”, IEEE Transactions on Nuclear Science, vol. 59, Issue 1, Feb. 2012, pp. 30-39. [cited by applicant]
Kraft, E. et al.: “Counting and Integrating Readout for Direct Conversion X-ray Imaging: Concept, Realization and First Prototype Measurements”, IEEE Transactions on Nuclear Science, Apr. 2007, vol. 54, Issue 2, pp. 383… [cited by applicant]
Llopart, X. et al.: “Medipix2, a 64k pixel read out chip with 55 mm square elements working in single photon counting mode”, http://www.cern.ch/MEDIPIX, publication date unknown. [cited by applicant]
Japanese Notice of Reasons for Refusal of corresponding Japanese patent application 2023556865, dated Sep. 26, 2024, 8 pages (for informational purposes only). [cited by applicant]
Japanese Search Report by registered Organization of corresponding Japanese patent application 2023556865, dated Sep. 24, 2024, 23 pages (for informational purposes only). [cited by applicant]