IP Library › Granted Patent US 12,499,816
Granted Patent B2
US 12,499,816 · App. 18/284,327 · Granted Dec 16, 2025

LED driving chip and light-emitting substrate

Inventor: Jinfeng Liu (Guangdong, CN)
Assignees: Huizhou China Star Optoelectronics Display Co., Ltd.; TCL China Star Optoelectronics Technology Co., Ltd.
G09G3/32G09G2310/0297
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,499,816
App. No.
18/284,327
Granted
Dec 16, 2025
Kind
B2
Abstract

A light-emitting diode (LED) driving chip and a light-emitting substrate are provided. The LED driving chip includes a multiplexing pin for outputting a multiplexed signal. The multiplexed signal includes at least two of power information, data information, and clock information. The power information is configured to provide an operating voltage to the LED driving chip. The data information is configured to provide data signals to the LED driving chip. The clock information is configured to provide clock signals to the LED driving chip. This reduces the number of pins on the LED driving chip.

Claims (42)

1 . A light-emitting diode (LED) driving chip, comprising a single multiplexing pin for outputting a multiplexed signal which comprises at least two of power information, data information, or clock information multiplexed,

wherein the power information provides an operating voltage to the LED driving chip, the data information provides a data signal to the LED driving chip, and the clock information provides a clock signal to the LED driving chip,

wherein the operating voltage varies between a first voltage level corresponding to a logic high level and a second voltage level corresponding to a logic low level,

wherein when the multiplexed signal comprises the power information, the operating voltage:

serves as both a power supply and a signal carrier;

maintains each of the first and second voltage levels consistently during a duration of a respective corresponding logic state; and

transitions directly between the first and second voltage levels in synchronization with corresponding logic level changes of the data signal or clock signal.

2 . The LED driving chip according to claim 1 , wherein the multiplexed signal comprises the power information and the data information, and the operating voltage is between a high-level value of the data signal and a low-level value of the data signal,

wherein when the data signal is at the high-level value, the operating voltage is at a high potential, and when the data signal is at the low-level, the operating voltage is at a low potential.

3 . The LED driving chip according to claim 1 , wherein the multiplexed signal comprises the power information and the clock information, and the operating voltage is between a high-level value of the clock signal and a low-level value of the clock signal,

wherein when the clock signal is at the high-level value, the operating voltage is at a high potential, and when the clock signal is at a low level, the operating voltage is at a low potential.

4 . The LED driving chip according to claim 1 , wherein the multiplexed signal comprises the data information and the clock information, and a high-level value of the multiplexed signal and a low-level value of the multiplexed signal are obtained according to level values of the data signal and the clock signal.

5 . The LED driving chip according to claim 1 , wherein the multiplexed signal comprises the power information, the data information, and the clock information; and

the operating voltage is between a high-level value of the data signal and a low-level value of the data signal, and a high-level value of the multiplexed signal and a low-level value of the multiplexed signal are obtained according to level values of the data signal and the clock signal.

6 . The LED driving chip according to claim 1 , wherein the LED driving chip is connected to the multiplexed signal in a first period and a second period;

in the first period, the multiplexed signal comprises the power information and the clock information, and the operating voltage is between a high-level value of the clock signal and a low-level value of the clock signal; and

in the second period, the multiplexed signal comprises the power information and the data information, and the operating voltage is between a high-level value of the data signal and a low-level value of the data signal, wherein the high-level value of the data signal is equal to the high-level value of the clock signal, and the low-level value of the data signal is equal to the low-level value of the clock signal.

7 . The LED driving chip according to claim 1 , wherein the LED driving chip further comprises a ground pin and a plurality of output pins, the ground pin is configured to connect a ground signal, and the output pins are configured to output low-level power signals.

8 . The LED driving chip according to claim 7 , wherein the multiplexing pin, the ground pin, and the output pins are spaced apart from each other and arranged on a same side of the LED driving chip.

9 . The LED driving chip according to claim 1 , wherein the operating voltage ranges from 4 volts to 5.5 volts.

10 . A light-emitting substrate, comprising a substrate and a light-emitting diode (LED) driving chip disposed on the substrate, the LED driving chip comprising a single multiplexing pin for outputting a multiplexed signal which comprises at least two of power information, data information, and clock information multiplexed,

wherein the power information provides an operating voltage to the LED driving chip, the data information provides a data signal to the LED driving chip, and the clock information provides a clock signal to the LED driving chip,

wherein the operating voltage varies between a first voltage level corresponding to a logic high level and a second voltage level corresponding to a logic low level,

wherein when the multiplexed signal comprises the power information, the operating voltage:

serves as both a power supply and a signal carrier;

maintains each of the first and second voltage levels consistently during a duration of a respective corresponding logic state; and

transitions directly between the first and second voltage levels in synchronization with corresponding logic level changes of the data signal or clock signal.

11 . The light-emitting substrate according to claim 10 , wherein the multiplexed signal comprises the power information and the data information, and the operating voltage is between a high-level value of the data signal and a low-level value of the data signal,

wherein when the data signal is at the high-level value, the operating voltage is at a high potential, and when the data signal is at the low-level, the operating voltage is at a low potential.

12 . The light-emitting substrate according to claim 10 , wherein the multiplexed signal comprises the power information and the clock information, and the operating voltage is between a high-level value of the clock signal and a low-level value of the clock signal,

wherein when the clock signal is at the high-level value, the operating voltage is at a high potential, and when the clock signal is at a low level, the operating voltage is at a low potential.

13 . The light-emitting substrate according to claim 10 , wherein the multiplexed signal comprises the data information and the clock information, and a high-level value of the multiplexed signal and a low-level value of the multiplexed signal are obtained according to level values of the data signal and the clock signal.

14 . The light-emitting substrate according to claim 10 , wherein the multiplexed signal comprises the power information, the data information, and the clock information,

wherein the operating voltage is between a high-level value of the data signal and a low-level value of the data signal, and a high-level value of the multiplexed signal and a low-level value of the multiplexed signal are obtained according to level values of the data signal and the clock signal.

15 . The light-emitting substrate according to claim 10 , wherein the LED driving chip is connected to the multiplexed signal in a first period and a second period;

in the first period, the multiplexed signal comprises the power information and the clock information, and the operating voltage is between a high-level value of the clock signal and a low-level value of the clock signal; and

in the second period, the multiplexed signal comprises the power information and the data information, and the operating voltage is between a high-level value of the data signal and a low-level value of the data signal, wherein the high-level value of the data signal is equal to the high-level value of the clock signal, and the low-level value of the data signal is equal to the low-level value of the clock signal.

16 . The light-emitting substrate according to claim 10 , wherein the LED driving chip further comprises a ground pin and a plurality of output pins, the ground pin is configured to connect a ground signal, and the output pins are configured to output low-level power signals.

17 . The light-emitting substrate according to claim 16 , wherein the multiplexing pin, the ground pin, and the output pins are spaced apart from each other and arranged on a same side of the LED driving chip.

18 . The light-emitting substrate according to claim 10 , wherein the operating voltage ranges from 4 volts to 5.5 volts.

19 . The light-emitting substrate according to claim 10 , wherein the light-emitting substrate further comprises a multiplexed signal line, the multiplexing pin is electrically connected to one end of the multiplexed signal line, and the multiplexed signal line is configured to transmit the multiplexed signal.

20 . The light-emitting substrate according to claim 10 , wherein the light-emitting substrate further comprises a control module, wherein the control module is configured to integrate at least two of the operating voltage, the data information, or the clock information into a multiplexed signal and control an output of the multiplexed signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 4, 2023
From: LIU, JINFENG
To: HUIZHOU CHINA STAR OPTOELECTRONICS DISPLAY CO., LTD.; TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 065120/0496 →
Priority Claims (1)
CN 202310330654.X · Mar 28, 2023 · national
Continuity (1)
Related Publication 20250095542A1 · Mar 20, 2025
References Cited (14)
US 6459919B1 · Lys · 2002 [cited by examiner]
US 6528954B1 · Lys · 2003 [cited by examiner]
US 11120735B2 · Kim · 2021 [cited by examiner]
US 20020180719A1 · Nagai · 2002 [cited by examiner]
US 20100103185A1 · Pannell · 2010 [cited by applicant]
US 20210056892A1 · Wei · 2021 [cited by examiner]
US 20210065614A1 · Kim · 2021 [cited by examiner]
CN 203225573U · 2013 [cited by examiner]
CN 207283878 · 2018 [cited by applicant]
CN 112634834 · 2021 [cited by applicant]
CN 112885293 · 2021 [cited by applicant]
CN 114124228 · 2022 [cited by applicant]
CN 115000284 · 2022 [cited by applicant]
International Search Report and the Written Opinion Dated Dec. 21, 2023 From the International Searching Authority Re. Application No. PCT/CN2023/085686 and Its Translation Into English. (15 Pages). [cited by applicant]