IP Library Granted Patent US 12,506,486
Granted Patent B2
US 12,506,486 · App. 18/755,317 · Granted Dec 23, 2025

Digital-to-analog converter with hybrid coupler

Inventors: Filipe Tabarani (Hohenlinden, DE); Timo W Gossmann (Neubiberg, DE)
Assignee: Apple Inc.
H03M1/002H03M1/0648H04L27/206H04L27/362H03M1/66
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,506,486
App. No.
18/755,317
Granted
Dec 23, 2025
Kind
B2
Abstract

The current disclosure is related to a column and line digital-to-analog converter (DAC) with a hybrid coupler for generating quadrature analog signals. The DAC may include an array of unit power amplifiers (cells). A first portion of the cells of the array may be coupled to a first column decoder to receive in-phase components of digital signals and a second portion of the cells may be coupled to a second column decoder to receive quadrature components of the digital signals. The first portion of the cells of the array may generate in-phase components of analog signals and the second portion of the cells of the array may generate quadrature components of the analog signals. A hybrid coupler of the DAC may receive the in-phase and quadrature components of the analog signals with a similar phase, delay the quadrature components by a phase delay (e.g., 90 degrees), and output the resulting analog signals.

Claims (44)

1 . A digital-to-analog converter (DAC) comprising:

a first cell;

a second cell;

decoder circuitry coupled to the first cell and the second cell;

a first matching circuit coupled to the first cell;

a second matching circuit coupled to the second cell; and

a hybrid coupler coupled to the first matching circuit and the second matching circuit.

2 . The DAC of claim 1 , wherein the hybrid coupler is coupled to the first cell via the first matching circuit, and coupled to the second cell via the second matching circuit.

3 . The DAC of claim 1 , wherein the first cell comprises a first unit power amplifier configured to output a first output signal having a first phase when activated and the second cell comprises a second unit power amplifier configured to output a second output signal having the first phase when activated.

4 . The DAC of claim 3 , wherein the hybrid coupler comprises one or more coils configured to:

receive the first output signal and the second output signal with the first phase;

output the first output signal with the first phase; and

output the second output signal with a second phase delayed compared to the first phase.

5 . The DAC of claim 1 , wherein the decoder circuitry comprises a first column decoder coupled to the first cell and a second column decoder coupled to the second cell.

6 . The DAC of claim 5 , wherein the first column decoder is configured to activate the first cell based on an in-phase digital code and a clock signal and the second column decoder is configured to activate the second cell based on a quadrature digital code and the clock signal.

7 . The DAC of claim 1 , wherein the decoder circuitry comprises a line decoder coupled to the first cell and the second cell.

8 . A transmitter comprising:

a power amplifier; and

a digital-to-analog converter (DAC) coupled to the power amplifier, the DAC comprising

a first cell configured to output a first output signal having a first phase,

a second cell configured to output a second output signal having the first phase,

decoder circuitry coupled to the first cell and the second cell, and

a hybrid coupler coupled to the first cell and the second cell.

9 . The transmitter of claim 8 , wherein the DAC comprises a first matching circuit coupled to the first cell and the hybrid coupler and a second matching circuit coupled to the second cell and the hybrid coupler.

10 . The transmitter of claim 8 , wherein the first cell comprises a first unit power amplifier configured to output the first output signal when activated and the second cell comprises a second unit power amplifier configured to output the second output signal when activated.

11 . The transmitter of claim 8 , wherein the hybrid coupler comprises one or more coils configured to:

receive the first output signal and the second output signal with the first phase;

output the first output signal with the first phase; and

output the second output signal with a second phase delayed compared to the first phase.

12 . The transmitter of claim 11 , wherein the second phase is 90 degrees delayed compared to the first phase.

13 . The transmitter of claim 8 , wherein the decoder circuitry comprises a first column decoder coupled to the first cell and a second column decoder coupled to the second cell, the first column decoder being configured to activate the first cell based on an in-phase digital code and a clock signal, and the second column decoder being configured to activate the second cell based on a quadrature digital code and the clock signal.

14 . The transmitter of claim 8 , wherein the decoder circuitry comprises a line decoder coupled to the first cell and the second cell.

15 . An electronic device comprising:

a digital-to-analog converter (DAC) comprising

a first cell,

a second cell,

decoder circuitry comprising a first column decoder coupled to the first cell and a second column decoder coupled to the second cell, and

a hybrid coupler coupled to the first cell and the second cell; and

one or more antennas coupled to the hybrid coupler.

16 . The electronic device of claim 15 , wherein the first column decoder is configured to activate the first cell based on an in-phase digital code and a clock signal, wherein the first cell is configured to output a first output signal having a first phase when activated, and the second column decoder being configured to activate the second cell based on a quadrature digital code and the clock signal, wherein the second cell configured to output a second output signal having the first phase when activated.

17 . The electronic device of claim 16 , wherein the in-phase digital code and the quadrature digital code are indicative of radio frequency signals, and the one or more antennas are configured to transmit the radio frequency signals based on the first output signal and the second output signal.

18 . The electronic device of claim 16 , wherein the first cell and the second cell are configured to generate the first output signal and the second output signal with a frequency higher than 25 gigahertz.

19 . The electronic device of claim 16 , wherein the DAC comprises a first matching circuit coupled to the first cell and the hybrid coupler and a second matching circuit coupled to the second cell and the hybrid coupler.

20 . The electronic device of claim 15 , wherein the DAC comprises a first column decoder a second column decoder, a line decoder, and an array of unit power amplifiers comprising the first cell and the second cell, wherein a first portion of the array of unit power amplifiers comprising the first cell is coupled to the first column decoder and the line decoder, and wherein a second portion of the array of unit power amplifiers comprising the second cell is coupled to the second column decoder and the line decoder.

Continuity (2)
Continuation 17871683 · Jul 22, 2022
Related Publication 20240348258A1 · Oct 17, 2024
References Cited (17)
US 7460612B2 · Eliezer et al. · 2008 [cited by applicant]
US 7812775B2 · Babkhani et al. · 2010 [cited by applicant]
US 9031163B2 · Matsuo et al. · 2015 [cited by applicant]
US 9184974B1 · Baringer et al. · 2015 [cited by applicant]
US 9571120B2 · Kuttner et al. · 2017 [cited by applicant]
US 10491303B2 · Ashrafi · 2019 [cited by applicant]
US 10516406B1 · Kuttner · 2019 [cited by applicant]
US 11303347B1 · Bendlin et al. · 2022 [cited by applicant]
US 20040057533A1 · Kermalli · 2004 [cited by applicant]
US 20070015468A1 · Kouki · 2007 [cited by examiner]
US 20160173269A1 · Kuttner · 2016 [cited by examiner]
US 20160285470A1 · Leuschner et al. · 2016 [cited by applicant]
US 20170222687A1 · Wyville · 2017 [cited by applicant]
US 20190335118A1 · Simolon et al. · 2019 [cited by applicant]
Tabarani et al., “Compact Monolithic Spiral Quadrature Coupler Design” IEEE, Institute of Electron Devices and Circuits, Ulm University 89081 Ulm, Germany, PRIME 2017, Radio Frequency Circuits and Systems II. [cited by applicant]
Yoo et al., “A Switched-Capacitor RF Power Amplifier,” IEEE Journal of Solid-State Circuits, vol. 46, No. 12, Dec. 2011. [cited by applicant]
Grebennikov, “Power Combiners, Impedance Transformers and Directional Couplers: Part III,” Feb. 2008 High Frequency Electronics. [cited by applicant]