IP Library › Granted Patent US 12,512,844
Granted Patent B2
US 12,512,844 · App. 18/585,176 · Granted Dec 30, 2025

Voltage-current conversion circuit, a voltage-controlled oscillator, and a phase-locked loop circuit

Inventors: Ji Hoon Sohn (Daejeon, KR); Yong Hwan Moon (Daejeon, KR); Jae Wook Yoo (Daejeon, KR)
Assignee: LX SEMICON CO., LTD.
H03L7/0995H03L7/093
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,512,844
App. No.
18/585,176
Granted
Dec 30, 2025
Kind
B2
Abstract

The voltage-controlled oscillator can include a voltage-current conversion circuit that outputs a control current corresponding to the control voltage, and a ring oscillator that generates an output signal with a frequency corresponding to the control current. According to an embodiment, by using a voltage-current conversion circuit, it is possible to design a voltage-controlled oscillator that can operate even with a relatively low supply power and have stable characteristics even when the temperature changes.

Claims (39)

1 . A voltage-controlled oscillator, comprising:

a voltage-current conversion circuit configured to receive a control voltage and output a control current corresponding to the control voltage; and

a ring oscillator configured to output an output signal with a frequency corresponding to the control current,

wherein the voltage-current conversion circuit comprises:

a first circuit configured to output a first current corresponding to the control voltage;

a second circuit configured to output a second current corresponding to a reference voltage; and

a third circuit configured to output the control current based on the first current and the second current,

wherein the second circuit is a replica circuit of the first circuit, and

wherein the third circuit is configured to form a current mirror with the second circuit to output a third current corresponding to the second current, and the third circuit is configured to output the control current based on the first current and the third current.

2 . The voltage-controlled oscillator of claim 1 , wherein the control current is generated based on a difference between the first current and the third current.

3 . The voltage-controlled oscillator of claim 2 , wherein the reference voltage is a preset voltage.

4 . The voltage-controlled oscillator of claim 1 , wherein the first circuit comprises a first NMOS transistor having a gate terminal through which the control voltage is input, and

the second circuit comprises a second NMOS transistor having a gate terminal through which the reference voltage is input.

5 . The voltage-controlled oscillator of claim 4 , wherein the first NMOS transistor and the second NMOS transistor have the same temperature characteristics.

6 . A voltage-current conversion circuit, comprising:

a first circuit configured to receive a control voltage and output a first current corresponding to the control voltage;

a second circuit configured to receive a reference voltage and output a second current corresponding to the reference voltage; and

a third circuit configured to output a control current corresponding to the control voltage based on the first current and the second current,

wherein the second circuit is a replica circuit of the first circuit, and

wherein the third circuit is configured to form a current mirror with the second circuit to output a third current corresponding to the second current, and the third circuit is configured to output the control current based on the first current and the third current.

7 . The voltage-current conversion circuit of claim 6 , wherein the control current is generated based on a difference between the first current and the third current.

8 . The voltage-current conversion circuit of claim 7 , wherein the reference voltage is a preset voltage.

9 . The voltage-current conversion circuit of claim 6 , wherein the first circuit comprises a first NMOS transistor having a gate terminal through which the control voltage is input, and

the second circuit comprises a second NMOS transistor having a gate terminal through which the reference voltage is input.

10 . The voltage-current conversion circuit of claim 9 , wherein the first NMOS transistor and the second NMOS transistor have the same temperature characteristics.

11 . A phase-locked loop circuit, comprising:

a phase detector configured to detect a phase difference between a first input signal and a second input signal;

a filter configured to charge or discharge based on the phase difference;

a voltage-current conversion circuit configured to output a control current corresponding to a control voltage applied to the filter; and

an oscillator configured to output an output signal with a frequency corresponding to the control current,

wherein the voltage-current conversion circuit comprises:

a first circuit configured to output a first current corresponding to the control voltage;

a second circuit configured to output a second current corresponding to a reference voltage; and

a third circuit configured to output the control current based on the first current and the second current,

wherein the second circuit is a replica circuit of the first circuit, and

wherein the third circuit is configured to form a current mirror with the second circuit to out-put a third current corresponding to the second current, and the third circuit is configured to output the control current based on the first current and the third current.

12 . The phase-locked loop circuit of claim 11 , wherein the control current is generated based on a difference between the first current and the third current.

13 . The phase-locked loop circuit of claim 11 , wherein the second input signal corresponds to the output signal of the oscillator.

14 . The phase-locked loop circuit of claim 11 , wherein the oscillator comprises a ring oscillator.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2024
From: SOHN, JI HOON; MOON, YONG HWAN; YOO, JAE WOOK
To: LX SEMICON CO., LTD.
Reel/Frame 066590/0741 →
Priority Claims (1)
KR 10-2023-0024209 · Feb 23, 2023 · national
Continuity (1)
Related Publication 20240291494A1 · Aug 29, 2024
References Cited (5)
US 7474130B1 · Lo et al. · 2009 [cited by applicant]
US 10985767B2 · Chen · 2021 [cited by examiner]
US 20090079470A1 · Bi · 2009 [cited by applicant]
EP 3487076A1 · 2019 [cited by applicant]
Extended European Search Report issued for European Patent Application No. 24157837.6 on Jul. 15, 2024, 8 page. [cited by applicant]