IP Library › Granted Patent US 12,513,880
Granted Patent B2
US 12,513,880 · App. 18/139,546 · Granted Dec 30, 2025

Semiconductor device

Inventor: Jongmyung Yoo (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H10B12/033H10D1/042H10D1/716
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,513,880
App. No.
18/139,546
Granted
Dec 30, 2025
Kind
B2
Abstract

A semiconductor device includes a substrate, a lower electrode on the substrate and extending in a vertical direction, a supporter surrounding at least a portion of sidewalls of the lower electrode and supporting the lower electrode, a dielectric layer on the lower electrode and the supporter, an upper electrode on the lower electrode and at least a portion of the dielectric layer, wherein the dielectric layer is between the upper electrode and the lower electrode, and a liner film between the lower electrode and the supporter, the liner film surrounding an upper portion of the lower electrode, where the lower electrode includes a first metal nitride including a first metal, the liner film includes a second metal nitride including a second metal, a first ratio of the first metal in the first metal nitride is higher than a second ratio of the second metal in the second metal nitride, and a third ratio of nitrogen atoms in the first metal nitride is lower than a fourth ratio of nitrogen atoms in the second metal nitride.

Claims (67)

1 . A semiconductor device comprising:

a substrate;

a lower electrode on the substrate and extending in a vertical direction;

a supporter surrounding at least a portion of sidewalls of the lower electrode and supporting the lower electrode;

a dielectric layer on the lower electrode and the supporter;

an upper electrode on the lower electrode and at least a portion of the dielectric layer, wherein the dielectric layer is between the upper electrode and the lower electrode; and

a liner film between the lower electrode and the supporter, the liner film surrounding an upper portion of the lower electrode,

wherein the lower electrode comprises a first metal nitride comprising a first metal,

wherein the liner film comprises a second metal nitride comprising a second metal,

wherein a first ratio of the first metal in the first metal nitride is higher than a second ratio of the second metal in the second metal nitride, and

wherein a third ratio of nitrogen atoms in the first metal nitride is lower than a fourth ratio of nitrogen atoms in the second metal nitride.

2 . The semiconductor device of claim 1 , wherein a horizontal width of the upper portion of the lower electrode surrounded by the liner film is greater than a horizontal width of a lower portion of the lower electrode, the lower portion of the lower electrode not being surrounded by the liner film.

3 . The semiconductor device of claim 1 , wherein the third ratio of nitrogen atoms in the first metal nitride is about 30 at % or higher and is less than about 50 at %, and

wherein the fourth ratio of nitrogen atoms in the second metal nitride is about 50 at % or higher and is about 70 at % or less.

4 . The semiconductor device of claim 1 , wherein at least some portion of side surfaces of the liner film have a slope different from that of at least side surfaces of the lower electrode.

5 . The semiconductor device of claim 1 , wherein a first point corresponding to a largest horizontal width of the liner film is located farther from the substrate than a second point corresponding to a smallest horizontal width of the liner film.

6 . The semiconductor device of claim 1 , wherein the lower electrode includes a portion of which a horizontal width increases as a distance from the substrate in the vertical direction increases, and

a slope of side surfaces of a lower portion of the lower electrode is different from a slope of side surfaces of the upper portion of the lower electrode.

7 . The semiconductor device of claim 1 , wherein a fifth ratio of a horizontal width of the liner film to a vertical depth of the liner film is greater than 0 and is about 1/80 or less.

8 . The semiconductor device of claim 1 , wherein a largest horizontal width of the liner film is from about 0.5 nm to about 1.5 nm.

9 . The semiconductor device of claim 1 , wherein the liner film comprises:

a first portion surrounded by the supporter and contacting the supporter, and

a second portion between the lower electrode and the dielectric layer, and contacting the dielectric layer, and

wherein a horizontal width of the first portion of the liner film is greater than a horizontal width of the second portion of the liner film.

10 . The semiconductor device of claim 9 , wherein a largest horizontal width of the second portion of the liner film is greater than 0 nm and is less than or equal to about 0.75 nm.

11 . The semiconductor device of claim 1 , wherein a top surface of the liner film is on a same plane as a top surface of the lower electrode.

12 . A semiconductor device comprising:

a substrate;

a structure on the substrate;

a liner film over a lower electrode trench and penetrating the structure; and

a lower electrode provided in the lower electrode trench and covering at least a portion of the liner film,

wherein the structure comprises:

a supporter surrounding at least a portion of sidewalls of the liner film and at least a portion of sidewalls of the lower electrode, and supporting the lower electrode;

a dielectric layer on the lower electrode and the supporter; and

an upper electrode on the lower electrode and at least a portion of the dielectric layer, wherein the dielectric layer is between the upper electrode and the lower electrode,

wherein the lower electrode comprises a first metal nitride comprising a first metal,

wherein the liner film comprises a second metal nitride comprising a second metal,

wherein a first ratio of the first metal in the first metal nitride is higher than a second ratio of the second metal in the second metal nitride, and

wherein a third ratio of nitrogen atoms in the first metal nitride is lower than a fourth ratio of nitrogen atoms in the second metal nitride.

13 . The semiconductor device of claim 12 , wherein a horizontal width of an upper portion of the lower electrode in which the liner film is provided is greater than a horizontal width of a lower portion of the lower electrode in which the liner film is not provided.

14 . The semiconductor device of claim 12 , wherein the lower electrode includes a portion of which a horizontal width increases as a distance from the substrate in a vertical direction increases, and

a slope of side surfaces of a lower portion of the lower electrode is different from a slope of side surfaces of an upper portion of the lower electrode.

15 . The semiconductor device of claim 12 , wherein a first point corresponding to a largest horizontal width of the liner film is located farther from the substrate than a second point corresponding to a smallest horizontal width of the liner film.

16 . The semiconductor device of claim 12 , wherein at least some portion of side surfaces of the liner film have a slope different from that of side surfaces of the lower electrode.

17 . The semiconductor device of claim 12 , wherein the third ratio of nitrogen atoms in the first metal nitride is about 30 at % or higher and is less than about 50 at %, and

wherein the fourth ratio of nitrogen atoms in the second metal nitride is about 50 at % or higher and is about 70 at % or less.

18 . The semiconductor device of claim 12 , wherein a fifth ratio of a horizontal width of the liner film to a vertical depth of the liner film is greater than 0 and is about 1/80 or less.

19 . The semiconductor device of claim 12 , wherein a largest horizontal width of the liner film is from about 0.5 nm to about 1.5 nm.

20 . A semiconductor device comprising:

a substrate;

an active region defined by a device isolation layer in the substrate;

a word line in the substrate and extending across the active region in a first horizontal direction;

a bit line extending over the word line in a second horizontal direction perpendicular to the first horizontal direction; and

a capacitor at a level than a level of the bit line,

wherein the capacitor comprises:

a lower electrode on the substrate and extending in a vertical direction;

a supporter surrounding at least a portion of sidewalls of the lower electrode and supporting the lower electrode;

a dielectric layer on the lower electrode and the supporter;

an upper electrode on the lower electrode and at least a portion of the dielectric layer, wherein the dielectric layer is between the upper electrode and the lower electrode; and

a liner film surrounding an upper portion of the lower electrode,

wherein a horizontal width of the upper portion of the lower electrode surrounded by the liner film is greater than a horizontal width of a lower portion of the lower electrode, the lower portion of the lower electrode not being surrounded by the liner film,

wherein the lower electrode comprises a first metal nitride comprising a first metal,

wherein the liner film comprises a second metal nitride comprising a second metal,

wherein the first metal and the second metal comprise a same type of metal element,

wherein a first ratio of the first metal in the first metal nitride is higher than a second ratio of the second metal in the second metal nitride,

wherein a third ratio of nitrogen atoms in the first metal nitride is about 30 at % or higher and is less than about 50 at %, and

wherein a fourth ratio of nitrogen atoms in the second metal nitride is about 50 at % or higher and is about 70 at % or less.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 26, 2023
From: YOO, JONGMYUNG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 063447/0893 →
Priority Claims (1)
KR 10-2022-0096272 · Aug 2, 2022 · national
Continuity (1)
Related Publication 20240049440A1 · Feb 8, 2024
References Cited (17)
US 7126180B2 · Park · 2006 [cited by applicant]
US 7161205B2 · Choi et al. · 2007 [cited by applicant]
US 11569344B2 · Kang · 2023 [cited by examiner]
US 20070015356A1 · Lee et al. · 2007 [cited by applicant]
US 20090273882A1 · Park · 2009 [cited by examiner]
US 20140138794A1 · Yang et al. · 2014 [cited by applicant]
US 20160049460A1 · Kim et al. · 2016 [cited by applicant]
US 20220238641A1 · Park et al. · 2022 [cited by applicant]
US 20220415891A1 · Hsiao et al. · 2022 [cited by applicant]
KR 1020050000902A · 2005 [cited by applicant]
KR 100555533B1 · 2006 [cited by applicant]
KR 1020090022678A · 2009 [cited by applicant]
KR 100919674B1 · 2009 [cited by applicant]
KR 1020090116398A · 2009 [cited by applicant]
TW 200509403A · 2005 [cited by applicant]
TW I769873B · 2022 [cited by applicant]
Communication dated May 9, 2024, issued by the Taiwan Intellectual Property Office in Taiwanese Application No. 112118791. [cited by applicant]