IP Library › Granted Patent US 12,529,931
Granted Patent B2
US 12,529,931 · App. 18/540,522 · Granted Jan 20, 2026

Display apparatus with dimming block and driving device

Inventors: Seungyong Shin (Suwon-si, KR); Jungmo Kang (Suwon-si, KR); Changhoon Kim (Suwon-si, KR); Yongmin Jung (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
G02F1/133612G02F1/133601G02F1/133603G02F1/133615
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,529,931
App. No.
18/540,522
Granted
Jan 20, 2026
Kind
B2
Abstract

A display apparatus includes a liquid crystal panel; and a light source apparatus. The light source apparatus includes a substrate comprising a first side directed to the liquid crystal panel; at least one dimming block disposed on the first side of the substrate and each comprising at least one light source; at least one driving device disposed on the first side of the substrate and each configured to drive the at least one dimming block; and at least one signal line disposed on the substrate. The at least one signal line includes: a timing line configured to transmit a timing signal to the at least one driving device, a data line configured to transmit a data signal to the at least one driving device, or a power line configured to transmit a power signal to the at least one driving device.

Claims (74)

1 . A display apparatus, comprising:

a liquid crystal panel; and

a light source apparatus comprising:

a substrate comprising a first side directed to the liquid crystal panel;

at least one dimming block disposed on the first side of the substrate and each of the at least one dimming block comprising at least one light source;

a first driving device disposed on the first side of the substrate and configured to drive the at least one dimming block;

a second driving device disposed on the first side of the substrate and configured to drive the at least one dimming block; and

at least one signal line disposed on the substrate, wherein the at least one signal line comprises at least one of:

a timing line configured to transmit a timing signal to at least one of the first driving device or the second driving device;

a data line configured to transmit a data signal to at least one of the first driving device or the second driving device; or

a power line configured to transmit a power signal to at least one of the first driving device or the second driving device,

wherein the first driving device comprises:

a first input pin directly electrically connected to the at least one signal line; and

a first output pin directly electrically connected to the first input pin,

wherein the second driving device comprises:

a second input pin directly electrically connected to the first output pin; and

a second output pin directly electrically connected to the second input pin,

wherein the first driving device comprises an internal wiring configured to directly electrically connect the first input pin and the first output pin within an area defined by the first driving device, and

wherein at least one of the timing signal, the data signal or the power signal is transmitted from the first driving device to the second driving device through the first input pin, the internal wiring comprised in the first driving device, the first output pin, the at least one signal line extended from the first output pin to the second input pin and the second input pin.

2 . The display apparatus of claim 1 , wherein the second driving device is disposed at a first end of the first driving device, and

the data line is directly electrically connected to the first input pin.

3 . The display apparatus of claim 2 , wherein the first input pin is disposed at a second end of the first driving device opposite the first end of the first driving device, the first output pin is disposed at the first end of the first driving device, the second input pin is disposed at a second end of the second driving device, and the second output pin is disposed at a first end of the second driving device opposite the second end of the second driving device.

4 . The display apparatus of claim 1 , wherein the second driving device is disposed on a side of the first driving device, and

the timing line is directly electrically connected to the first input pin.

5 . The display apparatus of claim 4 , wherein the first input pin is disposed on a first side of the first driving device, the first output pin is disposed on a second side of the first driving device opposite the first side of the first driving device, the second input pin is disposed on a first side of the second driving device, and the second output pin is disposed on a second side of the second driving device opposite the first side of the second driving device.

6 . The display apparatus of claim 1 , wherein the second driving device is disposed on a side of the first driving device, and

the power line is directly electrically connected to the first input pin.

7 . The display apparatus of claim 6 , wherein the first input pin is disposed on a first side of the first driving device, the first output pin is disposed on a second side of the first driving device opposite the first side of the first driving device, the second input pin is disposed on a first side of the second driving device, and the second output pin is disposed on a second side of the second driving device opposite the first side of the second driving device.

8 . The display apparatus of claim 1 , wherein the first driving device and the second driving device further comprise:

a plurality of control pins configured to be electrically connected to the at least one dimming block, and

wherein the first input pin is directly electrically connected to the timing line, the second input pin is directly electrically connected to the power line, and the first input pin and the second input pin are disposed between the plurality of control pins.

9 . The display apparatus of claim 1 , further comprising:

a panel driver configured to drive the liquid crystal panel; and

a dimming driver configured to drive the light source apparatus, wherein the dimming driver is configured to be electrically connected to the timing line and the data line.

10 . The display apparatus of claim 1 , wherein the substrate comprises a printed circuit board consisting of at least one layer comprising a first layer, and

the timing line, the data line and the power line are disposed on the first layer without intersecting each other.

11 . The display apparatus of claim 10 , further comprising:

a driving line disposed on the first layer and configured to supply a driving voltage to each of the at least one dimming block; and

at least one jumper connector configured to guide an electrical path to allow the driving line to be spaced apart from the power line and the data line,

wherein the driving line does not intersect the timing line.

12 . The display apparatus of claim 10 , further comprising:

a control line disposed on the first layer, and configured to electrically connect the at least one dimming block and the first driving device and the second driving device,

wherein the control line does not intersect the timing line, the data line and the power line.

13 . The display apparatus of claim 1 , further comprising:

a control line disposed on the substrate, and configured to electrically connect the at least one dimming block and the first driving device and the second driving device;

a driving line disposed on the substrate, and configured to supply power to each of the at least one dimming block; and

at least one jumper connector configured to guide an electrical path to allow the driving line to be spaced apart from the data line,

wherein the substrate comprises a printed circuit board comprising at least one layer comprising a first layer,

the timing line, the data line, the power line, the control line and the driving line are disposed on the first layer,

the timing line, the data line, the power line, and the control line do not intersect each other, and

the driving line and the data line intersect each other.

14 . A light source apparatus, comprising:

a substrate;

at least one dimming block disposed on a first side of the substrate and each of the at least one dimming block comprising at least one light source;

a first driving device disposed on the first side of the substrate and configured to drive the at least one dimming block;

a second driving device disposed on the first side of the substrate and configured to drive the at least one dimming block; and

at least one signal line disposed on the substrate, wherein the at least one signal line comprises at least one of:

a timing line configured to transmit a timing signal to at least one of the first driving device or the second driving device;

a data line configured to transmit a data signal to at least one of the first driving device or the second driving device; or

a power line configured to transmit a power signal to at least one of the first driving device or the second driving device,

wherein the first driving device comprises:

a first input pin directly electrically connected to the at least one signal line; and

a first output pin directly electrically connected to the first input pin,

wherein the second driving device comprises:

a second input pin directly electrically connected to the first output pin; and

a second output pin directly electrically connected to the second input pin,

wherein the first driving device comprises an internal wiring configured to directly electrically connect the first input pin and the first output pin within an area defined by the first driving device, and

wherein at least one of the timing signal, the data signal or the power signal is transmitted from the first driving device to the second driving device through the first input pin, the internal wiring comprised in the first driving device, the first output pin, the at least one signal line extended from the first output pin to the second input pin and the second input pin.

15 . The light source apparatus of claim 14 , wherein the second driving device is disposed at a first end of the first driving device, and

the data line is directly electrically connected to the first input pin.

16 . The light source apparatus of claim 15 , wherein the first input pin is disposed at a second end of the first driving device opposite the first end of the first driving device, the first output pin is disposed at the first end of the first driving device, the second input pin is disposed at a second end of the second driving device, and the second output pin is disposed at a first end of the second driving device opposite the second end of the second driving device.

17 . The light source apparatus of claim 14 , wherein the second driving device is disposed on a side of the first driving device, and

the timing line is directly electrically connected to the first input pin.

18 . The light source apparatus of claim 17 , wherein the first input pin is disposed on a first side of the first driving device, the first output pin is disposed on a second side of the first driving device opposite the first side of the first driving device, the second input pin is disposed on a first side of the second driving device, and the second output pin is disposed on a second side of the second driving device opposite the first side of the second driving device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2023
From: SHIN, SEUNGYONG; KANG, JUNGMO; KIM, CHANGHOON; JUNG, YONGMIN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 065876/0304 →
Priority Claims (1)
KR 10-2023-0020980 · Feb 16, 2023 · national
Continuity (2)
Continuation PCTKR2023018380 · Nov 15, 2023
Related Publication 20240280858A1 · Aug 22, 2024
References Cited (25)
US 8564507B2 · Jang et al. · 2013 [cited by applicant]
US 9311874B2 · Ahn et al. · 2016 [cited by applicant]
US 11217153B1 · Zheng et al. · 2022 [cited by applicant]
US 11227556B1 · Kim · 2022 [cited by examiner]
US 11373605B1 · Kim et al. · 2022 [cited by applicant]
US 20100039030A1 · Winters et al. · 2010 [cited by applicant]
US 20100309100A1 · Cok et al. · 2010 [cited by applicant]
CN 209558928 · 2019 [cited by examiner]
CN 216435444U · 2022 [cited by applicant]
CN 217587821U · 2022 [cited by applicant]
EP 2467875B1 · 2017 [cited by applicant]
EP 4009315A1 · 2022 [cited by applicant]
KR 1020010103390A · 2001 [cited by applicant]
KR 1020040062415A · 2004 [cited by applicant]
KR 1020080085566A · 2008 [cited by applicant]
KR 1020110072692A · 2011 [cited by applicant]
KR 1020110114444A · 2011 [cited by applicant]
KR 1020110125027A · 2011 [cited by applicant]
KR 1020130016897A · 2013 [cited by applicant]
KR 101243144B1 · 2013 [cited by applicant]
KR 1020180062224A · 2018 [cited by applicant]
KR 1020220038014A · 2022 [cited by applicant]
KR 1020220078522A · 2022 [cited by applicant]
International Search Report (PCT/ISA/210) issued by the International Searching Authority on Mar. 12, 2024 in corresponding International Application No. PCT/KR2023/018380. [cited by applicant]
Communication issued Oct. 20, 2025 by the European Patent Office in European Patent Application No. 23923047.7. [cited by applicant]