IP Library › Granted Patent US 12,531,594
Granted Patent B2
US 12,531,594 · App. 18/539,172 · Granted Jan 20, 2026

Receiver performance measurement system and method thereof

Inventors: Adee Ran (Maayan Baruch, IL); Upen Reddy Kareti (Union City, CA)
Assignee: Cisco Technology, Inc.
H04B3/46H04L1/0045H04L1/203H04L1/241
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,531,594
App. No.
18/539,172
Granted
Jan 20, 2026
Kind
B2
Abstract

Devices, networks, systems, methods, and processes for determining receiver performance metric of a network device are described herein. A device may utilize one or more error patterns associated with the network device to retrieve one or more symbol errors from the one or more error patterns. The device can determine an error threshold for a segment based on a predefined Bit Error Rate (BER) level for the segment. The device may generate a performance metric for the segment based on the error threshold and the retrieved symbol errors. The device can generate a receiver performance metric based on performance metrics of segments. The device may determine a Code Error Ratio (CER) and can predict a Frame Loss ratio (FLR) associated with the network device based on the CER.

Claims (67)

1 . A device, comprising:

a processor;

a memory communicatively coupled to the processor; and

a receiver performance measurement logic, configured to:

store a plurality of error patterns associated with one or more network devices wherein each error pattern comprises a plurality of symbol errors;

retrieve one or more symbol errors from the plurality of error patterns;

access one or more segments associated with at least one of the one or more network devices;

determine an error threshold for at least one segment; and

generate a performance metric based on the one or more symbol errors and the error threshold.

2 . The device of claim 1 , wherein the plurality of error patterns are stored in a plurality of error bin registers.

3 . The device of claim 2 , wherein the plurality of error bin registers are located within the network device.

4 . The device of claim 1 , wherein the error threshold is based on a predefined bit error rate (BER) level.

5 . The device of claim 1 , wherein the plurality of error patterns include a count of the one or more symbol errors within one or more Forward Error Correction (FEC) codewords.

6 . The device of claim 5 , wherein the receiver performance measurement logic is further configured to:

determine a count of the one or more FEC codewords having a count of the one or more symbol errors equal to the error threshold;

determine a probability of occurrence of the one or more FEC codewords having the count of the one or more symbol errors not less than the error threshold based on the plurality of error patterns and the count of the one or more FEC codewords having the count of the one or more symbol errors equal to the error threshold; and

generate the performance metric based on the probability of the occurrence of the one or more FEC codewords having the count of the one or more symbol errors not less than the error threshold.

7 . The device of claim 6 , wherein the receiver performance measurement logic is further configured to:

determine a Code Error Ratio (CER) based on the performance metric; and

predict a Frame Loss ratio (FLR) associated with the network device based on the CER.

8 . The device of claim 6 , wherein the receiver performance measurement logic is further configured to determine a segment error budget for each segment of the one or more segments associated with the network device based on the performance metric.

9 . The device of claim 6 , wherein the receiver performance measurement logic is further configured to determine a mean time between the occurrence of one or more FEC codewords having the count of the one or more symbol errors equal to the error threshold.

10 . The device of claim 5 , wherein the receiver performance measurement logic is further configured to:

generate one or more performance metrics associated with the one or more segments coupled to the network device; and

generate a receiver performance metric associated with the network device based on the one or more performance metrics associated with the one or more segments.

11 . The device of claim 10 , wherein the network device operates in a Physical Coding Sublayer (PCS).

12 . The device of claim 1 , wherein the receiver performance measurement logic is further configured to:

generate a predefined test pattern;

apply the predefined test pattern to the network device; and

receive a plurality of output blocks from the network device in response to the predefined test pattern.

13 . The device of claim 12 , wherein the receiver performance measurement logic is further configured to:

determine a count of the one or more symbol errors in an output block of the plurality of output blocks;

increment a codeword counter;

compare the count of the one or more symbol errors in the output block with the error threshold; and

increment an error counter if the count of the one or more symbol errors in the output block is greater than the error threshold.

14 . The device of claim 13 , wherein the receiver performance measurement logic is further configured to:

determine a probability of occurrence of one or more output blocks having the count of the one or more symbol errors greater than the error threshold; and

generate the performance metric based on the probability of the occurrence of the one or more output blocks having the count of the one or more symbol errors greater than the error threshold.

15 . The device of claim 14 , wherein the receiver performance measurement logic is further configured to:

divide the plurality of output blocks into one or more sub-blocks;

generate one or more binary vectors indicative of one or more error bits in the one or more sub-blocks;

determine a sum of the one or more binary vectors associated with a sub-block of the one or more sub-blocks;

compare the error threshold with the sum of the one or more binary vectors associated with the sub-block;

increment the error counter if the sum of the one or more binary vectors associated with the sub-block is greater than the error threshold; and

determine the probability of the occurrence of the one or more output blocks having the count of the one or more symbol errors greater than the error threshold based on the error counter and the codeword counter.

16 . The device of claim 15 , wherein the network device is a Serializer/De-serializer (SerDes).

17 . A device, comprising:

a processor;

a memory communicatively coupled to the processor; and

a receiver performance measurement logic, configured to:

store a plurality of error patterns associated with one or more network devices wherein each error pattern comprises a plurality of symbol errors corresponding to one or more Forward Error Correction (FEC) codewords;

retrieve one or more symbol errors from the plurality of error patterns;

access one or more segments associated with at least one of the one or more network devices;

determine an error threshold for at least one segment;

determine a probability of occurrence of the one or more FEC codewords having a count of the one or more symbol errors not less than the error threshold based on the plurality of error patterns and the error threshold; and

generate a performance metric based on the probability of the occurrence of the one or more FEC codewords having the count of the one or more symbol errors not less than the error threshold.

18 . The device of claim 17 , wherein the receiver performance measurement logic is further configured to determine a segment error budget for each segment of the one or more segments associated with the network device based on the performance metric.

19 . A method, comprising:

storing a plurality of error patterns associated with one or more network devices wherein each error pattern comprises a plurality of symbol errors corresponding to one or more Forward Error Correction (FEC) codewords;

retrieving one or more symbol errors from the plurality of error patterns;

accessing one or more segments associated with at least one of the one or more network devices;

determining an error threshold for at least one segment; and

generating a performance metric based on the one or more symbol errors and the error threshold.

20 . The method of claim 19 , further comprising:

determining a count of the one or more FEC codewords having a count of the one or more symbol errors equal to the error threshold;

determining a probability of occurrence of the one or more FEC codewords having the count of the one or more symbol errors not less than the error threshold based on the plurality of error patterns and the count of FEC codewords having the count of the one or more symbol errors not less than the error threshold; and

generating the performance metric based on the probability of the occurrence of the one or more FEC codewords having the count of the one or more symbol errors not less than the error threshold.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2024
From: RAN, ADEE; KARETI, UPEN REDDY
To: CISCO TECHNOLOGY, INC.
Reel/Frame 067829/0708 →
Continuity (2)
Provisional Application 63508581 · Jun 16, 2023
Related Publication 20250112667A1 · Apr 3, 2025
References Cited (13)
US 9083576B1 · Hormati · 2015 [cited by applicant]
US 11005598B1 · Jones · 2021 [cited by applicant]
US 12034620B2 · Mahadevan · 2024 [cited by examiner]
US 20140157067A1 · Yang · 2014 [cited by applicant]
US 20150106668A1 · Ran · 2015 [cited by applicant]
US 20150318919A1 · Dawe · 2015 [cited by applicant]
US 20200204307A1 · Calabró · 2020 [cited by applicant]
US 20200321978A1 · Ran et al. · 2020 [cited by applicant]
US 20220231771A1 · Sugiyama · 2022 [cited by examiner]
US 20220337359A1 · Iwai · 2022 [cited by applicant]
US 20240214134A1 · Aziz · 2024 [cited by examiner]
M. Wu, X. Hu, R. Zhang and L. Yang, “Collision Recognition in Multihop IEEE 802.15.4—Compliant Wireless Sensor Networks,” in IEEE Internet of Things Journal, vol. 6, No. 5, pp. 8542-8552, Oct. 2019, (Year: 2019). [cited by examiner]
Partial European Search Report for European Application No. 24180932.6, dated Oct. 31, 2024, 13 Pages. [cited by applicant]