IP Library › Granted Patent US 12,537,606
Granted Patent B2
US 12,537,606 · App. 18/340,262 · Granted Jan 27, 2026

Universal sub slot architecture for networking modules

Inventors: Marc Leclair (Gatineau, CA); Mitchell O'Leary (Ottawa, CA); Nicola Benvenuti (Kanata, CA); James McGale (Kanata, CA); Daniel Rivaud (Ottawa, CA); Sheldon Button (Kanata, CA)
Assignee: Ciena Corporation
H04B10/801G02B6/428G06F1/185
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,537,606
App. No.
18/340,262
Granted
Jan 27, 2026
Kind
B2
Abstract

A host module configured for insertion into a chassis of a network element includes a Printed Circuit Board (PCB); a plurality of rails disposed on the PCB, for housing one or more universal sub slot modules on the host module, wherein the plurality of rails are for guiding a universal sub slot module during insertion and for stabilization thereof; and a faceplate disposed to the PCB and including one or more openings each for the one or more universal sub slot modules, wherein the PCB communicates to each of the one or more universal sub slot modules via a plurality of high-speed links that are at least 28 Gbps each. At least one of the one or more universal sub slot modules can be a coherent modem or a router.

Claims (36)

1 . A host module configured for insertion into a chassis of a network element comprising:

a Printed Circuit Board (PCB);

a plurality of rails disposed on the PCB, for housing one or more universal sub slot modules on the host module, wherein the plurality of rails are for guiding a universal sub slot module during insertion and for stabilization thereof;

a faceplate disposed to the PCB and including one or more openings each for the one or more universal sub slot modules; and

a connector system for each of the one or more universal sub slot modules, wherein the connector system includes a second PCB connected to the PCB, wherein the second PCB includes a mounted connector configured to receive a universal sub slot module; and a cable harness connected to the mounted connector and chip connectors on the PCB,

wherein the PCB communicates to each of the one or more universal sub slot modules via a plurality of high-speed links that are at least 28 Gbps each.

2 . The host module of claim 1 , wherein at least one of the one or more universal sub slot modules is a coherent modem.

3 . The host module of claim 1 , wherein at least one of the one or more universal sub slot modules communicates up to 1.6 Tbps with the host module via the plurality of high-speed links.

4 . The host module of claim 1 , wherein at least one of the one or more universal sub slot modules communicates up to 3.2 Tbps with the host module via the plurality of high-speed links.

5 . The host module of claim 1 , wherein at least one of the one or more universal sub slot modules includes a data plane for communication with the host module, and wherein the data plane is configured to implement one of Optical Transport Network (OTN), Beyond 100 G, Flexible Optical (FlexO), Ethernet, and Flexible Ethernet (FlexE).

6 . The host module of claim 1 , wherein at least one of the one or more universal sub slot modules includes circuitry for specialized functions including any of Ternary Content-Addressable Memory (TCAM), a statistics (STATS) gathering engine, and a Network Processing Unit (NPU).

7 . The host module of claim 6 , wherein the at least one of the one or more universal sub slot modules excludes optics.

8 . The host module of claim 1 , further comprising circuitry configured to communicate to the one or more universal sub slot modules.

9 . The host module of claim 8 , wherein the circuitry is further configured to communicate to the one or more universal sub slot modules without powering the universal sub slot module.

10 . The host module of claim 1 , wherein a faceplate of the one or more universal sub slot modules with the faceplate of the host module are configured to provide an electromagnetic interference barrier for the host module.

11 . The host module of claim 1 , wherein at least one of the one or more universal sub slot modules is a router.

12 . A network element comprising:

a chassis configured to operate one or more host modules each including:

a Printed Circuit Board (PCB),

a plurality of rails disposed on the PCB, for housing one or more universal sub slot modules on the host module, wherein the plurality of rails are for guiding a universal sub slot module during insertion and for stabilization thereof,

a faceplate disposed to the PCB and including one or more openings each for the one or more universal sub slot modules, and,

a connector system for each of the one or more universal sub slot modules, wherein the connector system includes a second PCB connected to the PCB, wherein the second PCB includes a mounted connector configured to receive a universal sub slot module; and a cable harness connected to the mounted connector and chip connectors on the PCB,

wherein the PCB communicates to each of the one or more universal sub slot modules via a plurality of high-speed links that are at least 28 Gbps each.

13 . The network element of claim 12 , wherein at least one of the one or more universal sub slot modules is a coherent modem.

14 . The network element of claim 12 , wherein at least one of the one or more universal sub slot modules communicates up to 3.2 Tbps with the host module via the plurality of high-speed links.

15 . The network element of claim 12 , wherein at least one of the one or more universal sub slot modules includes a data plane for communication with the host module, and wherein the data plane is configured to implement one of Optical Transport Network (OTN), Beyond 100 G, Flexible Optical (FlexO), Ethernet, and Flexible Ethernet (FlexE).

16 . The network element of claim 12 , wherein at least one of the one or more universal sub slot modules includes circuitry for specialized functions including any of Ternary Content-Addressable Memory (TCAM), a statistics (STATS) gathering engine, and a Network Processing Unit (NPU).

17 . A host module configured for insertion into a chassis of a network element comprising:

a Printed Circuit Board (PCB);

a plurality of rails disposed on the PCB, for housing one or more universal sub slot modules on the host module, wherein the plurality of rails are for guiding a universal sub slot module during insertion and for stabilization thereof;

a faceplate disposed to the PCB and including one or more openings each for the one or more universal sub slot modules; and

circuitry configured to detect a presence of the one or more universal sub slot modules, wherein the circuitry configured to detect the presence is configured to differentiate between a universal sub slot module and a filler card,

wherein the PCB communicates to each of the one or more universal sub slot modules via a plurality of high-speed links that are at least 28 Gbps each.

18 . The host module of claim 17 , wherein at least one of the one or more universal sub slot modules is a coherent modem.

19 . The host module of claim 17 , wherein at least one of the one or more universal sub slot modules communicates up to 1.6 Tbps with the host module via the plurality of high-speed links.

20 . The host module of claim 17 , wherein at least one of the one or more universal sub slot modules includes a data plane for communication with the host module, and wherein the data plane is configured to implement one of Optical Transport Network (OTN), Beyond 100 G, Flexible Optical (FlexO), Ethernet, and Flexible Ethernet (FlexE).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2023
From: LECLAIR, MARC; O'LEARY, MITCHELL; BENVENUTI, NICOLA; MCGALE, JAMES; RIVAUD, DANIEL; BUTTON, SHELDON
To: CIENA CORPORATION
Reel/Frame 064042/0485 →
Continuity (3)
Continuation 17389766 · Jul 30, 2021
Continuation In Part 16391642 · Apr 23, 2019
Related Publication 20230336246A1 · Oct 19, 2023
References Cited (33)
US 4699455A · Erbe et al. · 1987 [cited by applicant]
US 5402320A · Kielstra et al. · 1995 [cited by applicant]
US 5949946A · Debortoli et al. · 1999 [cited by applicant]
US 5993251A · Brown et al. · 1999 [cited by applicant]
US 6421252B1 · White et al. · 2002 [cited by applicant]
US D486454S · Vink-Ellis et al. · 2004 [cited by applicant]
US 6831844B1 · Lee et al. · 2004 [cited by applicant]
US 6948968B1 · Shearman et al. · 2005 [cited by applicant]
US 7023704B1 · Zarnowitz et al. · 2006 [cited by applicant]
US 7215891B1 · Chiang · 2007 [cited by examiner]
US 8052335B2 · Kasbeer-Betty et al. · 2011 [cited by applicant]
US 8057110B2 · Harris · 2011 [cited by examiner]
US 8506176B2 · Daikuhara et al. · 2013 [cited by applicant]
US 9203782B2 · Mayenburg et al. · 2015 [cited by applicant]
US 9295178B1 · Aldea · 2016 [cited by examiner]
US 9606313B2 · Roesner et al. · 2017 [cited by applicant]
US 9759235B2 · Saturley et al. · 2017 [cited by applicant]
US 9846287B2 · Mack · 2017 [cited by applicant]
US 10012811B2 · Rivaud et al. · 2018 [cited by applicant]
US 10028407B2 · Meunier et al. · 2018 [cited by applicant]
US 10062993B1 · Lutkiewicz et al. · 2018 [cited by applicant]
US 10247895B2 · Rivaud et al. · 2019 [cited by applicant]
US 10761281B1 · Gupta · 2020 [cited by examiner]
US 10788630B2 · Adiletta et al. · 2020 [cited by applicant]
US 10795100B2 · Leigh et al. · 2020 [cited by applicant]
US 20030185537A1 · O'Leary et al. · 2003 [cited by applicant]
US 20080239689A1 · Okamoto et al. · 2008 [cited by applicant]
US 20110217009A1 · Burrell · 2011 [cited by examiner]
US 20170126589A1 · Estabrooks et al. · 2017 [cited by applicant]
US 20170244211A1 · Lee et al. · 2017 [cited by applicant]
US 20170257970A1 · Alleman et al. · 2017 [cited by applicant]
US 20170269314A1 · Gaal · 2017 [cited by applicant]
US 20200351216A1 · Mehrvar · 2020 [cited by examiner]