IP Library › Granted Patent US 12,542,089
Granted Patent B2
US 12,542,089 · App. 18/658,766 · Granted Feb 3, 2026

Image display apparatus

Inventor: Byeongkook Kang (Seoul, KR)
Assignee: LG ELECTRONICS INC.
G09G3/2096G09G3/32G09G3/3208G09G2370/04G09G2370/08G09G2370/20G09G2370/22
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,542,089
App. No.
18/658,766
Granted
Feb 3, 2026
Kind
B2
Abstract

The present disclosure relates to an image display apparatus. An image display apparatus according to one embodiment of the present disclosure comprises a memory, a display, an audio output device, and a signal processing device configured to output an image signal to the display, wherein at least one of a plurality of output ports or a plurality of input ports of the signal processing device operates based on a first communication mode or a second communication mode, and the signal processing device is configured to store a communication mode of an output port or an input port in operation to the memory while operating in the first communication mode or second communication mode. Accordingly, a plurality of data communications may be stably performed between modules.

Claims (55)

1 . An image display apparatus comprising:

a memory;

a display;

an audio output device; and

a signal processing device configured to output an image signal to the display,

wherein at least one of a plurality of output ports or a plurality of input ports of the signal processing device operates based on a first communication mode or a second communication mode,

wherein the signal processing device is configured to store a communication mode of an output port or an input port in operation to the memory while operating in the first communication mode or second communication mode,

wherein the first communication mode corresponds to General Purpose Input Output (GPIO) mode, and the second communication mode corresponds to Inter Integrated Circuit (I2C) mode, and

wherein, while operating in the second communication mode, the signal processing device controls a high-level section of a data signal to be longer than a high-level section of a clock signal and the high-level section of the clock signal to be included in the high-level section of the data signal.

2 . The image display apparatus of claim 1 , wherein, in case in which a request of the first communication mode is received after power is on, the signal processing device is configured to start the first communication mode and store the first communication mode to the memory.

3 . The image display apparatus of claim 2 , wherein, after storing the first communication mode to the memory, in case in which a request of the second communication mode is received while operating in the first communication mode, the signal processing device is configured to start the second communication mode and store the second communication mode to the memory.

4 . The image display apparatus of claim 3 , wherein, after storing the second communication mode to the memory, in case in which a request of the first communication mode is received while operating in the second communication mode, the signal processing device is configured to start the first communication mode and store the first communication mode to the memory.

5 . The image display apparatus of claim 1 , wherein, in case in which a request of the second communication mode is received, the signal processing device is configured to start the second communication mode and store the second communication mode to the memory.

6 . The image display apparatus of claim 5 , wherein, after the second communication mode is stored, in case in which a request of the first communication mode is received while operating in the second communication mode, the signal processing device is configured to start the first communication mode and store the first communication mode to the memory.

7 . The image display apparatus of claim 1 , wherein, after power is on, the signal processing device is configured to operate in the first communication mode based on a request of the first communication mode.

8 . The image display apparatus of claim 1 , wherein, in case in which power is on, and a predetermined period is passed, the signal processing device is configured to operate in the first communication mode.

9 . The image display apparatus of claim 1 , wherein, after power is on, the signal processing device is configured to operate in the second communication mode based on a request of the second communication mode.

10 . The image display apparatus of claim 1 , wherein, while operating in the first communication mode or second communication mode, the signal processing device is configured to store the communication mode in operation to the memory.

11 . The image display apparatus of claim 1 , wherein, based on the communication mode in operation stored to the memory, the signal processing device is configured to maintain the communication mode in operation until a request of the first communication mode or second communication mode is received.

12 . The image display apparatus of claim 1 , wherein, after power is on, the signal processing device is configured to operate based on a final communication mode stored to the memory until a request of the first communication mode or second communication mode is received.

13 . The image display apparatus of claim 1 , wherein a first output port among a plurality of output ports of the signal processing device transmits data or a control signal to the memory based on the first communication mode or second communication mode, and

wherein the signal processing device is configured to store the communication mode of the first output port in operation to the memory while operating in the first communication mode or second communication mode.

14 . The image display apparatus of claim 1 , further comprising an audio output device,

wherein a second output port among a plurality of output ports of the signal processing device transmits an audio signal to the audio output device based on the first communication mode or second communication mode, and

wherein the signal processing device is configured to store the communication mode of the second output port in operation to the memory while operating in the first or second communication mode.

15 . The image display apparatus of claim 1 , wherein a fourth output port among a plurality of output ports of the signal processing device transmits the image signal to a timing controller within the display based on the first communication mode or second communication mode, and

wherein the signal processing device is configured to store the communication mode of the fourth output port in operation to the memory while operating in the first or second communication mode.

16 . An image display apparatus comprising:

a memory;

a display:

a power supply:

an audio output device; and

a signal processing device configured to output an image signal to the display,

wherein at least one of a plurality of output ports or a plurality of input ports of the signal processing device operates based on a first communication mode or a second communication mode,

wherein the signal processing device is configured to store a communication mode of an output port or an input port in operation to the memory while operating in the first communication mode or second communication mode,

wherein a first output port among a plurality of output ports of the signal processing device transmits a control signal to the power supply based on the first communication mode or second communication mode, and

wherein the signal processing device is configured to store the communication mode of the first output port in operation to the memory while operating in the first or second communication mode.

17 . An image display apparatus comprising:

a memory;

a display;

a tuner to receive a broadcast signal;

an audio output device; and

a signal processing device configured to output an image signal to the display,

wherein at least one of a plurality of output ports or a plurality of input ports of the signal processing device operates based on a first communication mode or a second communication mode,

wherein the signal processing device is configured to store a communication mode of an output port or an input port in operation to the memory while operating in the first communication mode or second communication mode,

wherein an input port of the signal processing device receives the broadcast signal from the tuner based on the first communication mode or second communication mode, and

wherein the signal processing device is configured to store the communication mode of the input port in operation to the memory while operating in the first or second communication mode.

18 . An image display apparatus comprising:

a memory;

a display including a timing controller and a panel; and

a signal processing device configured to output an image signal to the display,

wherein a first output port among a plurality of output ports of the signal processing device transmits the image signal to the timing controller based on a first communication mode or a second communication mode,

wherein the signal processing device is configured to store a communication mode in operation to the memory while operating in the first communication mode or second communication mode,

wherein the first communication mode corresponds to General Purpose Input Output (GPIO) mode, and the second communication mode corresponds to Inter Integrated Circuit (I2C) mode, and

wherein, while operating in the second communication mode, the signal processing device controls a high-level section of a data signal to be longer than a high-level section of a clock signal and the high-level section of the clock signal to be included in the high-level section of the data signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 10, 2024
From: KANG, BYEONGKOOK
To: LG ELECTRONICS INC.
Reel/Frame 067376/0204 →
Priority Claims (1)
KR 10-2023-0108349 · Aug 18, 2023 · national
Continuity (1)
Related Publication 20250061837A1 · Feb 20, 2025
References Cited (9)
US 11189220B1 · Zheng · 2021 [cited by examiner]
US 20150279285A1 · Sako · 2015 [cited by examiner]
US 20210064326A1 · Hagiwara · 2021 [cited by examiner]
US 20220223097A1 · Lee · 2022 [cited by examiner]
KR 1020150128133 · 2015 [cited by applicant]
KR 1020210142393 · 2021 [cited by applicant]
KR 1020220088419 · 2022 [cited by applicant]
KR 1020220088420 · 2022 [cited by applicant]
Korean Intellectual Property Office Application No. 10-2023-0108349, Notice of Allowance dated Jan. 30, 2025, 2 pages. [cited by applicant]