IP Library › Granted Patent US 12,542,656
Granted Patent B2
US 12,542,656 · App. 18/676,116 · Granted Feb 3, 2026

Authentication apparatus and image-forming apparatus

Inventors: Ichiro Iijima (Kanagawa, JP); Kenjiro Hori (Saitama, JP); Hisashi Enomoto (Shizuoka, JP)
Assignee: Canon Kabushiki Kaisha
H04L9/0825H04L9/3236H04L9/3247H04L9/3271
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,542,656
App. No.
18/676,116
Granted
Feb 3, 2026
Kind
B2
Abstract

An authentication apparatus is provided and performs authentication on an authentication target apparatus that includes first allowance data used to determine whether a response to an authentication request from the authentication apparatus is allowed. The authentication apparatus includes timer circuitry measuring a time for which the authentication apparatus is energized; a memory storing restriction data that becomes readable after the measured time reaches a pre-set reference time; communication circuitry transmitting, to the authentication target apparatus, second allowance data that is based on the restriction data read from the memory and subjected to verification by the authentication target apparatus using the first allowance data; and processing circuitry authenticating the authentication target apparatus based on an authentication response from the authentication target apparatus when the verification performed on the second allowance data using the first allowance data is successful.

Claims (57)

1 . An authentication apparatus that performs authentication on an authentication target apparatus that includes pre-stored first allowance data used to determine whether a response to an authentication request received from the authentication apparatus is allowed, a pre-stored identifier specific to the authentication target apparatus, and a pre-stored first authentication key derived based on the identifier, the first authentication key being used to generate response data from challenge data received together with the authentication request, the authentication apparatus comprising:

timer circuitry configured to measure a time for which the authentication apparatus is energized;

a memory storing restriction data that becomes readable after the time measured by the timer circuitry reaches a pre-set reference time;

communication circuitry configured to:

receive the identifier from the authentication target apparatus;

transmit challenge data together with the authentication request to the authentication target apparatus; and

transmit, to the authentication target apparatus, second allowance data derived based on the restriction data read from the memory and the identifier received from the authentication target apparatus, the second allowance data being subjected to verification by the authentication target apparatus using the first allowance data; and

receive an authentication response including the response data generated by the authentication target apparatus using the first authentication key;

processing circuitry configured to:

derive a second authentication key based on the identifier received from the authentication target apparatus; and

perform authentication on the authentication target apparatus by verifying the response data included in the authentication response using the challenge data and a second authentication key derived based on the identifier received from the authentication target apparatus when the verification performed on the second allowance data by the authentication target apparatus with use of the first allowance data is successful.

2 . The authentication apparatus according to claim 1 ,

wherein the first authentication key and the second authentication key are used as a common key in a common key encryption scheme.

3 . The authentication apparatus according to claim 2 ,

wherein the first authentication key and the second authentication key are derived by inputting input data that is based on a common original key and the identifier to a cryptographic hash function.

4 . The authentication apparatus according to claim 2 ,

wherein the first authentication key and the second authentication key are derived by encrypting the identifier using a common original key as an encryption key.

5 . The authentication apparatus according to claim 1 ,

wherein the authentication target apparatus includes a pre-stored private key of a public key encryption scheme, the private key being used to generate a digital signature for challenge data received together with the authentication request from the authentication apparatus,

the communication circuitry is configured to

transmit the challenge data together with the authentication request to the authentication target apparatus, and

receive the authentication response that includes the digital signature and is transmitted from the authentication target apparatus in response to the authentication request, and

the processing circuitry is configured to perform authentication on the authentication target apparatus by performing verification on the digital signature included in the authentication response using a public key corresponding to the private key and the challenge data transmitted to the authentication target apparatus.

6 . The authentication apparatus according to claim 5 ,

wherein the authentication target apparatus includes pre-stored public key corresponding to the private key and an electronic certificate certifying authenticity of the public key,

the communication circuitry is configured to receive the public key and the electronic certificate from the authentication target apparatus, and

the processing circuitry is configured to perform verification on the digital signature included in the authentication response using the public key in a case where authenticity of the public key has been confirmed based on the electronic certificate received from the authentication target apparatus.

7 . The authentication apparatus according to claim 1 ,

wherein the memory has a table to store an identifier of a successfully authenticated apparatus, and

in a case where an identifier received by the communication circuitry from the authentication target apparatus connected to the authentication apparatus exists in the table, the processing circuitry is configured to determine that the connected authentication target apparatus has been successfully authenticated without transmitting an authentication request to that authentication target apparatus.

8 . The authentication apparatus according to claim 1 ,

wherein the memory further stores a counter value for monitoring passage of time for which the authentication apparatus is energized.

9 . The authentication apparatus according to claim 8 ,

wherein the memory is a non-volatile memory.

10 . The authentication apparatus according to claim 1 ,

wherein the first allowance data includes N (N being an integer of 2 or more) hash values used to determine whether a response to the authentication request is allowed,

the restriction data includes N original values respectively corresponding to the N hash values,

N different reference times are pre-set, and

in a case where the time measured by the timer circuitry reaches an i-th (i being an integer greater than or equal to 1 and less than or equal to N) reference time, the communication circuitry is configured to transmit an i-th value of the second allowance data derived based on an i-th original value of the restriction data to the authentication target apparatus for verification performed using a corresponding i-th hash value of the first allowance data.

11 . The authentication apparatus according to claim 10 ,

wherein in a case where the time measured by the timer circuitry reaches the i-th reference time, the communication circuitry is configured to transmit i values of the second allowance data respectively derived based on first to i-th original values of the restriction data to the authentication target apparatus for verification performed using i corresponding hash values of the first allowance data.

12 . The authentication apparatus according to claim 10 ,

wherein the authentication target apparatus stores, in advance, N first authentication keys each used to generate response data from challenge data received together with the authentication request from the authentication apparatus,

the communication circuitry is configured to

transmit the challenge data together with the authentication request to the authentication target apparatus, and

receive the authentication response that is transmitted from the authentication target apparatus in response to the authentication request and includes the response data generated using an i-th first authentication key, and

the processing circuitry is configured to perform authentication on the authentication target apparatus by performing verification on the response data included in the authentication response using the challenge data transmitted to the authentication target apparatus and a second authentication key corresponding to the i-th first authentication key.

13 . An image-forming apparatus comprising:

an authentication unit configured to perform authentication on an authentication target apparatus that includes pre-stored first allowance data used to determine whether a response to an authentication request received from the authentication unit is allowed; and

an image-forming unit configured to form an image on a sheet,

wherein the authentication unit includes:

timer circuitry configured to measure a time for which the authentication apparatus is energized;

a memory storing restriction data that becomes readable after the time measured by the timer circuitry reaches a pre-set reference time;

communication circuitry configured to transmit, to the authentication target apparatus, second allowance data based on the restriction data read from the memory, the second allowance data being subjected to verification by the authentication target apparatus using the first allowance data; and

processing circuitry configured to perform authentication on the authentication target apparatus based on an authentication response received from the authentication target apparatus when the verification performed on the second allowance data by the authentication target apparatus with use of the first allowance data is successful,

wherein the authentication target apparatus is an exchangeable component that is mounted to the image-forming apparatus,

wherein the exchangeable component stores a control parameter indicating an operating condition suitable for the exchangeable component, the image-forming apparatus further comprises a control circuit configured to prohibit reading of the control parameter from the exchangeable component in a case where authentication performed on the exchangeable component by the processing circuitry fails, and before the time measured by the timer circuitry reaches the reference time, the control circuit is configured to allow reading of the control parameter from the exchangeable component without causing the processing circuitry to perform authentication on the exchangeable component.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2024
From: IIJIMA, ICHIRO; HORI, KENJIRO; ENOMOTO, HISASHI
To: CANON KABUSHIKI KAISHA
Reel/Frame 069150/0603 →
Priority Claims (1)
JP 2023-090207 · May 31, 2023 · national
Continuity (1)
Related Publication 20240405974A1 · Dec 5, 2024
References Cited (16)
US 20100250950A1 · Tsujimoto · 2010 [cited by examiner]
US 20100306545A1 · Seki · 2010 [cited by examiner]
US 20110016308A1 · Eastman · 2011 [cited by examiner]
US 20110040978A1 · Tsao · 2011 [cited by examiner]
US 20110238764A1 · Shibata · 2011 [cited by examiner]
US 20180260170A1 · Dupré · 2018 [cited by examiner]
US 20200134617A1 · Barnett · 2020 [cited by examiner]
US 20210402809A1 · Ito · 2021 [cited by examiner]
US 20220398052A1 · Jayakumar · 2022 [cited by examiner]
US 20230231960A1 · Mohan · 2023 [cited by examiner]
US 20240054206A1 · Belgarric · 2024 [cited by examiner]
US 20240078063A1 · Tanaka · 2024 [cited by examiner]
JP 2008259183A · 2008 [cited by applicant]
JP 2018046575A · 2018 [cited by applicant]
JP 2020167671A · 2020 [cited by applicant]
JP 2022175066A · 2022 [cited by applicant]