IP Library › Granted Patent US 12,543,381
Granted Patent B2
US 12,543,381 · App. 17/609,629 · Granted Feb 3, 2026

Method for manufacturing semiconductor device

Inventors: Shunpei Yamazaki (Tokyo, JP); Takashi Hirose (Kanagawa, JP); Atsushi Shibazaki (Kanagawa, JP); Yasuhiro Jinbo (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H10D99/00C23C14/08C23C14/34C23C14/568H01L21/022H01L21/02266H01L21/02631H01L21/02164H01L21/0217H01L21/02178H01L21/02565
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,543,381
App. No.
17/609,629
Granted
Feb 3, 2026
Kind
B2
Abstract

A method for manufacturing a semiconductor device with high productivity is provided. The method includes a step of forming a first insulator, a second insulator, and a third insulator in this order using a multi-chamber apparatus; a step of forming a fourth insulator, a fifth insulator, a first oxide film, a second oxide film, and a third oxide film in this order using a multi-chamber apparatus; a step of forming a conductive film; a step of processing the first oxide film, the second oxide film, the third oxide film, and the conductive film, thereby forming a first oxide, a second oxide, an oxide layer, and a conductive layer each having an island shape; a step of forming a sixth insulator and an insulating film in this order using a multi-chamber apparatus; a step of planarizing the insulating film; a step of forming, in the insulating film and the sixth insulator, an opening where the second oxide is exposed; a step of forming a seventh insulator and a first conductor; and a step of forming an eighth insulator and a ninth insulator in this order using a multi-chamber apparatus.

Claims (51)

1 . A method for manufacturing a semiconductor device, comprising:

a first step of forming a first insulator, a second insulator, and a third insulator in this order;

a second step of forming a fourth insulator, a fifth insulator, a first oxide film, a second oxide film, and a third oxide film in this order;

a third step of forming a conductive film over and in contact with the third oxide film;

a fourth step of processing the first oxide film, the second oxide film, the third oxide film, and the conductive film, thereby forming a first oxide, a second oxide, an oxide layer, and a conductive layer each having an island shape;

a fifth step of forming a sixth insulator and an insulating film in this order;

a sixth step of planarizing the insulating film;

a seventh step of processing the insulating film, the sixth insulator, the conductive layer, and the oxide layer, thereby forming a first conductor, a second conductor, a third oxide, a fourth oxide, and an opening reaching the second oxide;

an eighth step of forming a seventh insulator in contact with the insulating film, the sixth insulator, the first conductor, the second conductor, the third oxide, and the fourth oxide in the opening;

a ninth step of forming a third conductor over the seventh insulator in the opening; and

a tenth step of forming an eighth insulator and a ninth insulator in this order,

wherein the first step is performed using a first multi-chamber apparatus,

wherein the second step is performed using a second multi-chamber apparatus,

wherein the fifth step is performed using a third multi-chamber apparatus, and

wherein the tenth step is performed using a fourth multi-chamber apparatus.

2 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the fourth insulator, the fifth insulator, the first oxide film, the second oxide film, and the third oxide film are formed by a sputtering method.

3 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the first insulator, the second insulator, and the third insulator are formed by a sputtering method.

4 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the sixth insulator and the insulating film are formed by a sputtering method.

5 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the second oxide film is formed using an In-M-Zn oxide target, where Mis gallium, aluminum, yttrium, or tin.

6 . The method for manufacturing a semiconductor device, according to claim 1 ,

wherein the first multi-chamber apparatus, the third multi-chamber apparatus, and the fourth multi-chamber apparatus are the same apparatus.

7 . A method for manufacturing a semiconductor device, comprising:

a first step of forming a first insulator, a second insulator, and a third insulator in this order;

a second step of forming a fourth insulator, a fifth insulator, a first oxide film, a second oxide film, and a third oxide film in this order;

a third step of forming a conductive film over and in contact with the third oxide film;

a fourth step of processing the first oxide film, the second oxide film, the third oxide film, and the conductive film, thereby forming a first oxide, a second oxide, an oxide layer, and a conductive layer each having an island shape;

a fifth step of forming a sixth insulator and an insulating film in this order;

a sixth step of planarizing the insulating film;

a seventh step of processing the insulating film, the sixth insulator, the conductive layer, and the oxide layer, thereby forming a first conductor, a second conductor, a third oxide, a fourth oxide, and an opening where a top surface of the second oxide is exposed;

an eighth step of forming a seventh insulator and a third conductor in this order;

a ninth step of forming an eighth insulator;

a tenth step of processing the eighth insulator, the insulating film, the sixth insulator, the fifth insulator, the fourth insulator, the third insulator, and the second insulator, thereby exposing a top surface of the first insulator; and

an eleventh step of forming a ninth insulator and a tenth insulator in this order,

wherein the first step is performed using a first multi-chamber apparatus,

wherein the second step is performed using a second multi-chamber apparatus,

wherein the fifth step is performed using a third multi-chamber apparatus, and

wherein the eleventh step is performed using a fourth multi-chamber apparatus.

8 . The method for manufacturing a semiconductor device, according to claim 7 ,

wherein the fourth insulator, the fifth insulator, the first oxide film, the second oxide film, and the third oxide film are formed by a sputtering method.

9 . The method for manufacturing a semiconductor device, according to claim 7 ,

wherein the first insulator, the second insulator, and the third insulator are formed by a sputtering method.

10 . The method for manufacturing a semiconductor device, according to claim 7 ,

wherein the sixth insulator and the insulating film are formed by a sputtering method.

11 . The method for manufacturing a semiconductor device, according to claim 7 ,

wherein the second oxide film is formed using an In-M-Zn oxide target, where Mis gallium, aluminum, yttrium, or tin.

12 . The method for manufacturing a semiconductor device, according to claim 7 ,

wherein the first multi-chamber apparatus, the third multi-chamber apparatus, and the fourth multi-chamber apparatus are the same apparatus.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 8, 2021
From: YAMAZAKI, SHUNPEI; HIROSE, TAKASHI; SHIBAZAKI, ATSUSHI; JINBO, YASUHIRO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 058049/0587 →
Priority Claims (1)
JP 2019-102344 · May 31, 2019 · national
Continuity (1)
Related Publication 20220223721A1 · Jul 14, 2022
References Cited (19)
US 9773919B2 · Sasagawa · 2017 [cited by examiner]
US 9911756B2 · Yamazaki et al. · 2018 [cited by applicant]
US 9954003B2 · Matsuda et al. · 2018 [cited by applicant]
US 10446583B2 · Yamazaki et al. · 2019 [cited by applicant]
US 20140014947A1 · Yamazaki · 2014 [cited by examiner]
US 20170062482A1 · Yamazaki et al. · 2017 [cited by applicant]
US 20170236842A1 · Matsuda · 2017 [cited by examiner]
US 20180197889A1 · Yamazaki et al. · 2018 [cited by applicant]
US 20200203533A1 · Yamazaki · 2020 [cited by examiner]
JP 2016219761A · 2016 [cited by applicant]
JP 2017034051A · 2017 [cited by applicant]
JP 2017085082A · 2017 [cited by applicant]
JP 2017147445A · 2017 [cited by applicant]
JP 2020004982A · 2020 [cited by applicant]
KR 20170096956A · 2017 [cited by applicant]
International Search Report (Application No. PCT/IB2020/054666), dated Sep. 1, 2020 (5 pages). [cited by applicant]
Written Opinion (Application No. PCT/IB2020/054666), dated Sep. 1, 2020 (6 pages). [cited by applicant]
Yamazaki.S et al., “Research, Development, and Application of Crystalline Oxide Semiconductor”, SID Digest '12 : SID International Symposium Digest of Technical Papers, Jun. 5, 2012, vol. 43, No. 1, pp. 183-186. [cited by applicant]
Yamazaki.S et al., “Properties of crystalline In—Ga—Zn-oxide semiconductor and its transistor characteristics”, Jpn. J. Appl. Phys. (Japanese Journal of Applied Physics) , Mar. 31, 2014, vol. 53, No. 4S, pp. 04ED18-1-04… [cited by applicant]