IP Library › Granted Patent US 12,547,345
Granted Patent B2
US 12,547,345 · App. 18/649,187 · Granted Feb 10, 2026

Storage system and computing system comprising the same

Inventors: Soo-Young Ji (Suwon-si, KR); Seo-Hyun Shin (Suwon-si, KR); Hyun Joon Yoo (Suwon-si, KR); Seung Han Lee (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
G06F3/0659G06F3/061G06F3/0679G06F13/4221G06F2213/0026
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,547,345
App. No.
18/649,187
Granted
Feb 10, 2026
Kind
B2
Abstract

A storage system includes: a first device connected to a host through an interface including a first and second switches; and a second device connected to the host through the interface. The first device includes: a first controller; a first memory; and a first shared memory including information about a first degradation of the first memory. The second device includes: a second controller; a second memory; and a second shared memory including information about a second degradation of the second memory, the second shared memory being accessible by the first controller through the first switch, and wherein the first controller is configured to: receive a command related to an operation of the first memory from the host, and control the second controller to perform the command, instead of the first controller, based on identifying that the first degradation is higher than the second degradation.

Claims (96)

1 . A storage system comprising:

a first compute express link (CXL) storage device configured to be connected to a host through a CXL interface including a first CXL switch and a second CXL switch; and

a second CXL storage device configured to be connected to the host through the CXL interface,

wherein the first CXL storage device includes:

a first CXL storage controller;

a first non-volatile memory controlled by the first CXL storage controller; and

a first shared memory including first information about a first degree of degradation of the first non-volatile memory,

wherein the second CXL storage device includes:

a second CXL storage controller;

a second non-volatile memory controlled by the second CXL storage controller; and

a second shared memory including second information about a second degree of degradation of the second non-volatile memory, the second shared memory being accessible by the first CXL storage controller through the first CXL switch, and

wherein the first CXL storage controller is configured to:

receive a command related to an operation of the first non-volatile memory from the host, and

control the second CXL storage controller to perform the command without performing the command by the first CXL storage controller, based on identifying that the first degree of degradation is higher than the second degree of degradation,

wherein the first CXL storage controller is further configured to request the host to transmit the command to the second CXL storage device, based on the identifying that the first degree of degradation is higher than the second degree of degradation, and

wherein the degradation comprises a reduced time in a lifetime of a non-volatile memory.

2 . The storage system of claim 1 , wherein the first CXL storage controller is configured to transmit the command to the second CXL storage device through a first signal, based on identifying that the first degree of degradation is higher than the second degree of degradation, and

wherein the first signal includes a buffer address of the host transmitting the command.

3 . The storage system of claim 2 , wherein the command includes a write command, and

wherein the second CXL storage device is configured to receive write data from the host, based on the buffer address of the host transmitting the write command.

4 . The storage system of claim 3 , wherein the second CXL storage controller is configured to perform the write command and transmit, to the first CXL storage device, a command response signal notifying completion of the write command requested by the host.

5 . The storage system of claim 4 , wherein the host is configured to transmit a read command to the first CXL storage device,

wherein the first CXL storage controller is configured to transmit the read command to the second CXL storage device through a second signal, based on the read command, and

wherein the second signal includes the buffer address of the host transmitting the read command.

6 . The storage system of claim 1 , further comprising:

a third CXL storage device configured to be connected to the host through the second CXL switch,

wherein the third CXL storage device includes:

a third CXL storage controller;

a third non-volatile memory controlled by the third CXL storage controller; and

a third shared memory including third information about a third degree of degradation of the third non-volatile memory, the third shared memory being accessible by the first CXL storage controller through the first CXL switch and the second CXL switch, and

wherein the third CXL storage device is not connected to the host through the first CXL switch.

7 . A storage system comprising:

a first compute express link (CXL) storage device configured to be connected to a host through a CXL interface; and

a second CXL storage device configured to be connected to the host through the CXL interface,

wherein the first CXL storage device includes:

a first CXL storage controller;

a first non-volatile memory controlled by the first CXL storage controller; and

a first shared memory including first information about a first degree of degradation of the first non-volatile memory,

wherein the second CXL storage device includes:

a second CXL storage controller;

a second non-volatile memory controlled by the second CXL storage controller; and

a second shared memory including second information about a second degree of degradation of the second non-volatile memory, the second shared memory being accessible by the first CXL storage controller through the CXL interface, and

wherein the first CXL storage controller is configured to:

receive a command related to an operation of the first non-volatile memory from the host, and

control the second CXL storage controller to perform the command based on identifying that the command is not processed in the first CXL storage device,

wherein the first CXL storage controller is further configured to request the host to transmit the command to the second CXL storage device, based on the identifying that the first degree of degradation is higher than the second degree of degradation, and

wherein the degradation comprises a reduced time in a lifetime of a non-volatile memory.

8 . The storage system of claim 7 , wherein the command includes a write command, and

wherein the first CXL storage controller is configured to receive the write command and control the second CXL storage controller to write data requested by the host to the second non-volatile memory, based on identifying that the first degree of degradation is higher than the second degree of degradation.

9 . The storage system of claim 8 , wherein the command further includes a read command,

wherein the first CXL storage controller is configured to transmit the read command to the second CXL storage device through a first signal, based on the read command, and

wherein the first signal includes a buffer address of the host requesting the read command.

10 . The storage system of claim 7 , wherein the command includes a read command,

wherein data requested by the host to read is stored in the first non-volatile memory,

wherein the first CXL storage device includes a first buffer memory,

wherein the second CXL storage device includes a second buffer memory, and

wherein the first CXL storage controller is configured to:

store first data, which is a part of data requested by the host to read, in the first buffer memory, and

store second data that is a remaining part of data requested by the host to read, in the second buffer memory.

11 . The storage system of claim 10 , wherein the first CXL storage controller is configured to transmit the read command to the second CXL storage device through a first signal based on the read command, and

wherein the first signal includes a buffer address of the host requesting the read command.

12 . The storage system of claim 11 , wherein the second CXL storage controller is configured to transmit the second data stored in the second buffer memory to the host, based on the buffer address of the host requesting the read command and the read command.

13 . The storage system of claim 7 , wherein the host includes a host processor, a baseboard management controller (BMC), and an auxiliary power supplier,

wherein the first CXL storage device includes a first microcontroller (MCU) configured to communicate independently with the BMC without controlling the host processor,

wherein the second CXL storage device includes a second MCU configured to communicate independently with the BMC without controlling the host processor, and

wherein the auxiliary power supplier is configured to supply power to each of the first MCU and the second MCU.

14 . The storage system of claim 13 , wherein the command includes a write command,

wherein the host processor is configured to transmit, to the first CXL storage controller, the write command and the write data, and

wherein the first CXL storage controller is configured to receive the write command and transmit the write command to the second CXL storage device, based on identifying that the first degree of degradation is higher than the second degree of degradation.

15 . The storage system of claim 14 , wherein the first CXL storage controller is configured to receive the write data and transmit the write data to the first MCU, based on identifying that the first degree of degradation is higher than the second degree of degradation, and

wherein the first MCU is configured to transmit the received write data to the BMC.

16 . The storage system of claim 15 , wherein the BMC is configured to transmit the received write data to the second MCU,

wherein the second MCU is configured to transmit the received write data to the second CXL storage controller, and

wherein the second CXL storage controller is configured to receive the write command and the write data, and write the write data on the second non-volatile memory.

17 . A computing system comprising:

a host; and

a storage system including a first compute express link (CXL) storage device and a second CXL storage device configured to be connected to the host through a CXL interface,

wherein the first CXL storage device includes:

a first CXL storage controller;

a first non-volatile memory controlled by the first CXL storage controller; and

a first shared memory including first information about a first degree of degradation of the first non-volatile memory,

wherein the second CXL storage device includes:

a second CXL storage controller;

a second non-volatile memory controlled by the second CXL storage controller; and

a second shared memory including second information about a second degree of degradation of the second non-volatile memory, the second shared memory being accessible by the first CXL storage controller through the CXL interface, and

wherein the first CXL storage controller is configured to:

receive a command related to an operation of the first non-volatile memory from the host, and

control the second CXL storage controller to perform the command without performing the command by the first CXL storage controller, based on identifying that the first degree of degradation is higher than the second degree of degradation,

wherein the first CXL storage controller is further configured to request the host to transmit the command to the second CXL storage device, based on the identifying that the first degree of degradation is higher than the second degree of degradation, and

wherein the degradation comprises a reduced time in a lifetime of a non-volatile memory.

18 . The computing system of claim 17 , wherein the first non-volatile memory includes a first zone namespace (ZNS) including a plurality of first zones,

wherein the second non-volatile memory includes a second ZNS including a plurality of second zones,

wherein the command includes a zone allocation request for at least one of the plurality of first zones of the host, and

wherein the first CXL storage controller is further configured to request the host to transmit the zone allocation request to the second CXL storage device, based on identifying that the first degree of degradation is higher than the second degree of degradation.

19 . The computing system of claim 18 , wherein the host is configured to transmit the zone allocation request to the second CXL storage device, based on the request received from the first CXL storage device, and

wherein the second CXL storage controller is configured to allocate at least one zone of the plurality of second zones to the host based on the zone allocation request.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2024
From: JI, SOO-YOUNG; SHIN, SEO-HYUN; YOO, HYUN JOON; LEE, SEUNG HAN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 067256/0358 →
Priority Claims (1)
KR 10-2023-0092308 · Jul 17, 2023 · national
Continuity (1)
Related Publication 20250028482A1 · Jan 23, 2025
References Cited (18)
US 7389393B1 · Karr · 2008 [cited by examiner]
US 11269538B2 · Oh · 2022 [cited by applicant]
US 11289137B2 · Pawlowski · 2022 [cited by applicant]
US 20040024917A1 · Kennedy · 2004 [cited by examiner]
US 20110202743A1 · Kaneda · 2011 [cited by examiner]
US 20150364162A1 · D'Abreu · 2015 [cited by examiner]
US 20160026397A1 · Nishikido · 2016 [cited by examiner]
US 20190138246A1 · Lee · 2019 [cited by examiner]
US 20200050385A1 · Furey et al. · 2020 [cited by applicant]
US 20210311767A1 · Oh · 2021 [cited by applicant]
US 20220308769A1 · Muthiah et al. · 2022 [cited by applicant]
US 20230013798A1 · Reddy et al. · 2023 [cited by applicant]
US 20230076985A1 · Surianarayanan · 2023 [cited by examiner]
US 20230136664A1 · Park · 2023 [cited by examiner]
US 20240046973A1 · Jin · 2024 [cited by examiner]
US 20240264957A1 · Jung · 2024 [cited by examiner]
US 20240338330A1 · Hong · 2024 [cited by examiner]
CN 115129260A · 2022 [cited by applicant]