IP Library › Granted Patent US 12,549,479
Granted Patent B2
US 12,549,479 · App. 18/767,724 · Granted Feb 10, 2026

Apparatus and method of routing a request in a mesh network

Inventor: Raymond Scott Tetrick (Portland, OR)
Assignee: Ampere Computing LLC
H04L45/72
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,549,479
App. No.
18/767,724
Granted
Feb 10, 2026
Kind
B2
Abstract

Disclosed are techniques for a processing device including a mesh network connecting at least a request node device, multiple home node devices, and multiple slave node devices. In an aspect, the request node device may select a target home node device. The home node devices may be divided into M groups of home node devices. The request may be routed from the request node device to the target home node device. The target home node device may select a target slave node device from a target group of M groups of slave node devices associated with a target group of the M groups of home node devices to which the target home node device belongs. The request may be routed from the target home node device to the target slave node device.

Claims (43)

1 . A method of routing a request in a mesh network that connects at least a request node device, multiple home node devices, and multiple slave node devices, the method comprising:

selecting, by the request node device based on a memory address associated with the request, a target home node device from the home node devices, the home node devices being divided into M groups of home node devices, M being a positive integer equal to or greater than 2;

routing the request from the request node device to the target home node device;

selecting, by the target home node device based on the memory address associated with the request, a target slave node device from a target group of M groups of slave node devices associated with a target group of the M groups of home node devices to which the target home node device belongs; and

routing the request from the target home node device to the target slave node device,

wherein the slave node devices are divided into the M groups of slave node devices respectively associated with the M groups of home node devices, and

wherein each group of the M groups of slave node devices consists of N slave node devices, N being a positive integer equal to or greater than 2.

2 . The method of claim 1 , wherein M equals 4.

3 . The method of claim 1 , wherein N equals 6.

4 . The method of claim 1 , wherein the memory address comprises channel bits specifying one slave node device within the target group of slave node devices as the target slave node device.

5 . The method of claim 1 , wherein the memory address comprises capacity bits specifying the target group of the M groups of home node devices to which the target home node device belongs.

6 . The method of claim 1 ,

wherein the memory address comprises:

channel bits specifying one slave node device within the target group of slave node devices as the target slave node device; and

capacity bits specifying the target group of the M groups of home node devices to which the target home node device belongs,

wherein the capacity bits are arranged between a least significant portion of the channel bits and a most significant portion of the channel bits.

7 . A processing device, comprising:

a request node device;

multiple home node devices divided into M groups of home node devices, M being a positive integer equal to or greater than 2;

multiple slave node devices divided into M groups of slave node devices respectively associated with the M groups of home node devices, wherein each group of the M groups of slave node devices consists of N slave node devices, N being a positive integer equal to or greater than 2; and

a mesh network that connects at least the request node device, the home node devices, and the slave node devices,

wherein the request node device is configured to select, based on a memory address associated with a request, a target home node device from the home node devices, the request is to be routed from the request node device to the target home node device via the mesh network, and

wherein the target home node device is configured to select, based on the memory address associated with the request, a target slave node device from a target group of the M groups of slave node devices associated with a target group of the M groups of home node devices to which the target home node device belongs, the request is to be routed from the target home node device to the target slave node device via the mesh network.

8 . The processing device of claim 7 , wherein M equals 4.

9 . The processing device of claim 7 , wherein N equals 6.

10 . The processing device of claim 7 , wherein the memory address comprises channel bits specifying one slave node device within the target group of slave node devices as the target slave node device.

11 . The processing device of claim 7 , wherein the memory address comprises capacity bits specifying the target group of the M groups of home node devices to which the target home node device belongs.

12 . The processing device of claim 7 ,

wherein the memory address comprises:

channel bits specifying one slave node device within the target group of slave node devices as the target slave node device; and

capacity bits specifying the target group of the M groups of home node devices to which the target home node device belongs,

wherein the capacity bits are arranged between a least significant portion of the channel bits and a most significant portion of the channel bits.

13 . A device, comprising:

processing means for issuing one or more requests;

multiple processing means for receiving the one or more requests, the multiple processing means for receiving being divided into M groups of processing means for receiving, M being a positive integer equal to or greater than 2;

multiple processing means for selecting one of the multiple processing means for receiving, the multiple processing means for selecting being divided into M groups of processing means for selecting respectively associated with the M groups of processing means for receiving, wherein each group of the M groups of processing means for receiving consists of N processing means for receiving, N being a positive integer equal to or greater than 2;

processing means for connecting the processing means for issuing, the multiple processing means for receiving, and the multiple processing means for selecting,

wherein the processing means for issuing is configured to select, based on a memory address associated with a request of the one or more requests, a target processing means for selecting from the multiple processing means for selecting, the request is to be routed from the processing means for issuing to the target processing means for selecting via the processing means for connecting, and

wherein the target processing means is configured to select, based on the memory address associated with the request, a target processing means for receiving from a target group of the M groups of processing means for receiving associated with a target group of the M groups of processing means for selecting to which the target processing means for selecting belongs, the request is to be routed from the target processing means for selecting to the target processing means for receiving via the processing means for connecting.

14 . The device of claim 13 , wherein M equals 4.

15 . The device of claim 13 , wherein N equals 6.

16 . The device of claim 13 , wherein the memory address comprises channel bits specifying one processing means for receiving within the target group of processing means for receiving as the target processing means for receiving.

17 . The device of claim 13 , wherein the memory address comprises capacity bits specifying the target group of the M groups of processing means for selecting to which the target processing means for selecting belongs.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2024
From: TETRICK, RAYMOND SCOTT
To: AMPERE COMPUTING LLC
Reel/Frame 068526/0015 →
Continuity (2)
Continuation 18490654 · Oct 19, 2023
Related Publication 20250133021A1 · Apr 24, 2025
References Cited (8)
US 8001266B1 · Gonzalez · 2011 [cited by examiner]
US 11675693B2 · Baum · 2023 [cited by examiner]
US 11829752B2 · Capalija · 2023 [cited by examiner]
US 20090307463A1 · Kanoh · 2009 [cited by examiner]
US 20170156153A1 · Hart · 2017 [cited by examiner]
US 20190158430A1 · Pierson · 2019 [cited by examiner]
US 20200409827A1 · Chenguttuvan · 2020 [cited by examiner]
US 20230236831A1 · Capalija · 2023 [cited by examiner]