IP Library Granted Patent US 12,555,525
Granted Patent B2
US 12,555,525 · App. 18/572,232 · Granted Feb 17, 2026

Driver circuit for light emitting modules with combined active and passive matrix functionalities

Inventors: Patrick Willem (Ostend, BE); Bart Van Den Bossche (Marke, BE); Peter Gerets (Roeselare, BE); Wim Van Eessen (Kruishoutem, BE)
Assignee: BARCO N.V.
G09G3/3216G09G3/32G09G2300/026
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,555,525
App. No.
18/572,232
Granted
Feb 17, 2026
Kind
B2
Abstract

A driver circuit for driving a matrix of N×M pixels of a light emitting module. Each pixel is composed of at least three types of light emitting elements. The light emitting elements are driven by a modulation control signal. The driver circuit is embedded in a TFT layer. It is configured to cooperate with N multiplexers provided in an external driver circuit, each multiplexer being configured to drive one line of M pixels. It is also configured to cooperate with one external current source per type of light emitting element, each external current source being mirrored M times on the matrix of the driver circuit and being arranged in series with a signal switch for generating the control signal provided for each of the M columns.

Claims (25)

1 . A driver circuit for driving a matrix of N×M pixels of a light emitting module,

wherein each pixel is composed of at least three types of light emitting elements, the light emitting elements being driven by a modulation control signal of period T configured to switch the light emitting elements on and off at most during 1/Nth of the period T,

wherein the period T corresponds to the duration of a frame, and

wherein the driver circuit is embedded in a thin-film transistor (TFT) layer such that a switch is embedded in each light emitting element, and is configured to cooperate with N multiplexers provided in an external driver circuit, each multiplexer being configured to drive a respective line of M pixels, and the combination of multiplexers is configured to address all the pixels of the N×M matrix during one period of the modulation control signal, and

each pixel of a group of M pixels is shown consecutively during at most 1/Nth of the period T,

at least one external current source per type of light emitting element to drive the N×M matrix,

and wherein each external current source is mirrored M times on the TFT layer of the driver circuit and is arranged in series with a modulation control signal switch for generating the modulation control signal provided for each of the M columns of the matrix.

2 . The driver circuit according to claim 1 wherein the modulation control signal is a pulse width modulation signal, and the modulation control signal switch is a pulse width modulation switch.

3 . The driver circuit according to claim 1 , wherein the three types of light emitting elements emit a different color, wherein the different colors are at least red, green, and blue.

4 . The driver circuit according to claim 1 , wherein the external current sources are provided on a printed circuit board (PCB) arranged under the matrix.

5 . The driver circuit according to claim 1 , wherein the multiplexers are provided on a printed circuit board (PCB) arranged under the matrix.

6 . The driver circuit according to claim 1 , wherein the multiplexers are transistors implemented with a low drain-source on-resistance field effect transistor (Rds(on) FET).

7 . The driver circuit according to claim 1 , wherein the lines of the multiplexers for addressing the pixels are such that one line for addressing the pixels comprises pixels of different rows.

8 . The driver circuit according to claim 1 , wherein the lines of the multiplexers for addressing the pixels are such that at least two pixels in the same column are addressed by the same line.

9 . The driver circuit according to claim 1 , wherein the order in which the multiplexers are addressed is not linear.

10 . The driver circuit according to claim 1 , wherein the pixels are addressed several times during one frame.

11 . The driver circuit according to claim 1 , wherein colors of sub-pixels composing a pixel are at least red, green, blue, and may further comprise any one of red, green, blue, white, yellow, cyan, magenta or any other color.

12 . The driver circuit according to claim 1 , wherein the light emitting elements are any one of light-emitting diodes (LEDs), organic light-emitting diodes (OLEDs), quantum dot light-emitting diodes (QD-LEDs), electroluminescent quantum light-emitting diodes (EL-QLEDs), active-matrix organic light-emitting diodes (AMOLEDs), mini-LEDs, micro-LEDs.

13 . The driver circuit according to claim 1 , wherein the light emitting elements are provided with quantum dots to generate the different colors of emission.

14 . A chip configured to cooperate with the driver circuit of claim 2 , the chip comprising N multiplexers, each multiplexer being configured to drive one line of M pixels, and the combination of multiplexers being configured to address all the pixels of the N×M matrix during one period of the Pulse Width Modulated signal.

15 . A chip configured to cooperate with the driver circuit of claim 1 , the chip comprising one current source per sub-pixel to drive the N×M matrix, said current source being mirrored M times on the TFT layer and arranged in series with a PWM switch provided in each of the M columns of the matrix.

16 . A chip configured to cooperate with the driver circuit and comprising the chip of claim 14 and a chip comprising one current source per sub-pixel to drive the N×M matrix, said current source being mirrored M times on the thin-film transistor (TFT) layer and arranged in series with a pulse width modulation (PWM) switch provided in each of the M columns of the matrix.

17 . A light emitting module comprising a matrix of N×M pixels, at least one driver circuit associated to said matrix according to claim 1 , and for each driver circuit and associated matrix, a chip configured to cooperate with the driver circuit, the chip comprising N multiplexers, each multiplexer being configured to drive one line of M pixels, and the combination of multiplexers being configured to address all the pixels of the N×M matrix during one period of the Pulse Width Modulated signal and a chip configured to cooperate with the driver circuit, the chip comprising one current source per sub-pixel to drive the N×M matrix, said current source being mirrored M times on the thin-film transistor (TFT) layer and arranged in series with a pulse width modulation (PWM) switch provided in each of the M columns of the matrix.

18 . A display module comprising at least one light emitting module according to claim 17 .

19 . A tiled display comprising at least one display module according to claim 18 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2025
From: WILLEM, PATRICK; VAN DEN BOSSCHE, BART; VAN EESSEN, WIM
To: BARCO N.V.
Reel/Frame 072296/0443 →
Continuity (1)
Related Publication 20240371320A1 · Nov 7, 2024
References Cited (20)
US 5696529A · Evanicky · 1997 [cited by examiner]
US 7071894B1 · Thielemans et al. · 2006 [cited by applicant]
US 7176861B2 · Dedene et al. · 2007 [cited by applicant]
US 7450085B2 · Thielemans et al. · 2008 [cited by applicant]
US 7972032B2 · Meersman et al. · 2011 [cited by applicant]
US 9324773B2 · Fujii · 2016 [cited by examiner]
US 9349314B2 · Park · 2016 [cited by examiner]
US 10832615B2 · Kim · 2020 [cited by examiner]
US 11132940B2 · Yen · 2021 [cited by examiner]
US 11250777B2 · Hudson · 2022 [cited by examiner]
US 20050104823A1 · Giraldo · 2005 [cited by examiner]
US 20060186822A1 · Park · 2006 [cited by examiner]
US 20100295760A1 · Somerville · 2010 [cited by examiner]
US 20100295860A1 · Somerville · 2010 [cited by examiner]
US 20150123101A1 · Fujii · 2015 [cited by examiner]
US 20190371232A1 · Kim · 2019 [cited by examiner]
US 20200312233A1 · Yen · 2020 [cited by examiner]
US 20210090493A1 · Hudson · 2021 [cited by examiner]
WO 2019185935 · 2019 [cited by applicant]
ISR and Written Opinion for PCT/EP2022/068038 dated Oct. 20, 2022 (16 pages). [cited by applicant]