IP Library › Granted Patent US 12,556,170
Granted Patent B2
US 12,556,170 · App. 17/935,391 · Granted Feb 17, 2026

Leveraging an adaptive oscillator for fast frequency changes

Inventors: Sokratis Dimitriadis (Santa Clara, CA); Rashad Oreifej (Orlando, FL); Ashish Jain (Austin, TX); Joyce Cheuk Wai Wong (Markham, CA); Tzyy-Juin Kao (Santa Clara, CA)
Assignees: Advanced Micro Devices, Inc.; ATI Technologies ULC
H03K5/00006G05F1/46G06F1/08H03K5/159
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,556,170
App. No.
17/935,391
Granted
Feb 17, 2026
Kind
B2
Abstract

Systems, apparatuses, and methods for managing power and performance in a computing system. A system management unit detects a condition indicating a change in a power-performance state of a given computing unit is indicated. In response to detecting the indication, the system management unit is configured to initiate a change to a frequency of a clock signal generated by an adaptive oscillator by changing a voltage supplied to the adaptive oscillator. The adaptive oscillator is configured to rapidly change a frequency of the clock signal generated in response to detecting a change in a droopy supply voltage of the adaptive oscillator. The new frequency generated by the adaptive oscillator is based in part on a difference between the droopy supply voltage and a regulated supply voltage of the adaptive oscillator.

Claims (27)

1 . A system comprising:

an adaptive oscillator configured to generate a clock signal, for use by at least one component of a plurality of components of the system, based at least in part on a voltage level of a supply voltage supplied to the adaptive oscillator; and

power management circuitry configured to initiate a change in a power performance state of the component by changing the voltage level of the supply voltage supplied to the adaptive oscillator, based at least in part on system parameters of the plurality of components.

2 . The system as recited in claim 1 , wherein the adaptive oscillator comprises a regulated supply voltage and a droopy supply voltage and the power management circuitry is configured to change a frequency of the clock signal to a target frequency by changing a voltage level of the droopy supply voltage.

3 . The system as recited in claim 2 , wherein the frequency of the clock signal is based at least in part on a difference between the regulated supply voltage and the droopy supply voltage.

4 . The system as recited in claim 2 , wherein the regulated supply voltage is fixed.

5 . The system as recited in claim 2 , wherein the power management circuitry is configured to change the voltage level of the droopy supply voltage supplied to both the adaptive oscillator and the the at least one component to a level corresponding to a power performance state of the at least one component.

6 . The system as recited in claim 2 , wherein in response to detecting a reduction in the droopy supply voltage, the adaptive oscillator is configured to reduce a frequency of the clock signal.

7 . The system as recited in claim 1 , wherein the clock signal is conveyed to a graphics processing circuit.

8 . The system as recited in claim 1 , wherein the power management circuitry is configured to change the voltage level of the supply voltage of two supply voltages of the adaptive oscillator to change the frequency.

9 . A method comprising:

generating, by an adaptive oscillator, a clock signal for use by at least one component of a computing system, based at least in part on a voltage level of a supply voltage supplied to the adaptive oscillator; and

initiating, by power management circuitry, a change in a power performance state of the component by changing the voltage level of the supply voltage supplied to the adaptive oscillator, based at least in part on system parameters of the computing system.

10 . The method as recited in claim 9 , wherein the adaptive oscillator comprises a regulated supply voltage and a droopy supply voltage, and method comprises changing a frequency of the clock signal to a target frequency by changing a voltage level of the droopy supply voltage.

11 . The method as recited in claim 10 , wherein the frequency of the clock signal is based at least in part on a difference between the regulated supply voltage and the droopy supply voltage.

12 . The method as recited in claim 10 , wherein the regulated supply voltage is fixed.

13 . The method as recited in claim 10 , further comprising changing, by the power management circuitry, the voltage level of the droopy supply voltage supplied to both the adaptive oscillator and processing circuitry configured to execute tasks to a level corresponding to a power performance state of the processing circuitry.

14 . The method as recited in claim 10 , further comprising the adaptive oscillator reducing a frequency of the clock signal responsive to detecting a reduction in the droopy supply voltage.

15 . The method as recited in claim 9 , further comprising conveying the clock signal to a graphics processing circuit.

16 . The method as recited in claim 9 , further comprising changing the voltage level of the supply voltage of two supply voltages of the adaptive oscillator to change the frequency.

17 . A system comprising:

a plurality of computing system components comprising circuitry; and

a system management circuit;

wherein to initiate a change in power performance state of a component of the plurality of computing system components, the system management circuit is configured to change a voltage level of a supply voltage supplied to an adaptive oscillator coupled to provide a clock signal to the component based at least in part on system parameters of the plurality of computing system components.

18 . The system as recited in claim 17 , wherein the adaptive oscillator comprises a regulated supply voltage and a droopy supply voltage, and the system management circuit is configured to change a frequency of the clock signal to a target frequency by changing a voltage level of a droopy supply voltage of the adaptive oscillator from a first voltage level to a second voltage level different than the first voltage level.

19 . The system as recited in claim 18 , wherein the second voltage level corresponds to a new power performance state of the component.

20 . The system as recited in claim 18 , wherein the second voltage level corresponds to the target frequency.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2022
From: WONG, JOYCE CHEUK WAI
To: ATI TECHNOLOGIES ULC
Reel/Frame 061216/0647 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2022
From: DIMITRIADIS, SOKRATIS; OREIFEJ, RASHAD; JAIN, ASHISH; KAO, TZYY-JUIN
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 061217/0227 →
Continuity (1)
Related Publication 20240106423A1 · Mar 28, 2024
References Cited (21)
US 5491439A · Kelkar et al. · 1996 [cited by applicant]
US 6157247A · Abdesselem et al. · 2000 [cited by applicant]
US 8723571B2 · Felix · 2014 [cited by applicant]
US 9075608B2 · Finch et al. · 2015 [cited by applicant]
US 10382014B2 · Wai Wong · 2019 [cited by examiner]
US 10425089B2 · Kosonocky et al. · 2019 [cited by applicant]
US 20030112038A1 · Naffziger · 2003 [cited by examiner]
US 20080298455A1 · Greenblat et al. · 2008 [cited by applicant]
US 20120126847A1 · Kosonocky et al. · 2012 [cited by applicant]
US 20150026531A1 · Kosonocky et al. · 2015 [cited by applicant]
US 20150106642A1 · Naffziger et al. · 2015 [cited by applicant]
US 20160283279A1 · Schillings · 2016 [cited by applicant]
US 20170012584A1 · Lee · 2017 [cited by examiner]
US 20180039317A1 · Riguer · 2018 [cited by applicant]
US 20190199363A1 · Kosonocky et al. · 2019 [cited by applicant]
US 20190317547A1 · Savoj · 2019 [cited by examiner]
US 20190319609A1 · Wong et al. · 2019 [cited by applicant]
Alberto Vega, “Synthesis of variability-tolerant circuits with adaptive clocking”, Universitat Politecnica de Catalunya ⋅ Barcelona Tech—UPC, Jan. 2019 (Year: 2019). [cited by applicant]
Sherif M. Sharroush, “A voltage-controlled ring oscillator based on an FGMOS transistor”, Microelectronics Journal 66 (2017) 167-186 (Year: 2017). [cited by applicant]
Abdul et al.,“Cascaded Counters”, Electronics III, 1-4 (Year: 2018). [cited by applicant]
J. Cortadella, M. Lupon, A Moreno, A Roca and S.S. Sapatnekar, “Ring Oscillator Clocks and Margins,” 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), Porto Alegre, Brazil, 2016, pp. 1… [cited by applicant]