IP Library › Granted Patent US 12,557,454
Granted Patent B2
US 12,557,454 · App. 18/581,138 · Granted Feb 17, 2026

Digital display system including pixel-driving circuit formed on interposer

Inventors: Myunghee Lee (Gyeonggi-do, KR); Kun Ho Song (Gyeonggi-do, KR); Jun Young Jung (Gyeonggi-do, KR)
Assignee: Sapien Semiconductors Inc.
H10H20/857G09G3/32H01L25/167G09G2300/0452G09G2310/0286G09G2310/0289
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,557,454
App. No.
18/581,138
Granted
Feb 17, 2026
Kind
B2
Abstract

A pixel-driving circuit for driving a digital display device, the pixel-driving circuit formed on an interposer that is electrically connected to a display substrate through a plurality of bumps. The pixel-driving circuit comprises a row terminal connected to a row bump connected to a row line of a row-driving circuit among the plurality of bumps, a column terminal connected to a column bump connected to a column line of a column-driving circuit among the plurality of bumps, a common element that shares at least one of the row terminal or the column terminal for L (Lis a positive integer greater than or equal to 2) display pixels formed on the interposer, and L pixel individual elements connected to the common element and driving a plurality of light emitters included in each of the L display pixels.

Claims (29)

1 . A pixel-driving circuit for driving a digital display device, the pixel-driving circuit formed on an interposer that is electrically connected to a display substrate through a plurality of bumps, wherein the pixel-driving circuit comprises:

a row terminal connected to a row bump connected to a row line of a row-driving circuit among the plurality of bumps;

a column terminal connected to a column bump connected to a column line of a column-driving circuit among the plurality of bumps;

a common element that shares at least one of the row terminal or the column terminal for L (L is a positive integer greater than or equal to 2) display pixels formed on the interposer; and

L pixel individual elements connected to the common element and driving a plurality of light emitters included in each of the L display pixels,

wherein each of the L pixel individual elements comprises a pixel-embedded memory for storing video data to illuminate the L display pixels,

wherein the common element comprises a power generator for generating power for the pixel-driving circuit; and at least one of a column signal distributor for distributing a signal input through the column terminal to the L pixel individual elements or a row signal distributor for distributing a signal input through the row terminal to the L pixel individual elements, and

wherein each of the L pixel individual elements comprises a pixel-embedded memory for storing video data input through the column signal distributor.

2 . The pixel-driving circuit according to claim 1 , wherein the interposer is one of a film interposer, a glass interposer, or a silicon interposer.

3 . The pixel-driving circuit according to claim 1 , further comprising at least one sensor disposed on a sensor area formed on the interposer.

4 . The pixel-driving circuit according to claim 1 , wherein sub-pixel areas where a plurality of light emitters of each of the L display pixels are disposed are formed at a corner or outside of a display pixel so that the sub-pixel areas are adjacent to each other.

5 . A digital display device, comprising:

M×N display pixels arranged in M (M is a positive integer) rows and N (N is a positive integer) columns; and

a plurality of pixel-driving circuits for driving the display pixels, wherein the M×N display pixels are divided into a plurality of macro pixels comprising m×n (m is a positive integer less than M, n is a positive integer less than N) display pixels;

each of the macro pixels is grouped with each of the corresponding pixel-driving circuits to form a plurality of groups, and the groups are formed on a plurality of interposers that are electrically connected to a substrate through a plurality of bumps; and

each of the pixel-driving circuits is connected to at least one corresponding row line and at least one corresponding column line, and a signal input through at least one line of the row and column lines is distributed to the m×n display pixels within a macro pixel grouped into the same group,

wherein each pixel-driving circuit comprises a pixel-embedded memory for storing video data to illuminate a m×n display pixels in a corresponding macro pixel,

wherein each of the pixel-driving circuits comprises a common element that shares m×n display pixels within a macro pixel grouped into the same group and at least one line of the row and column lines; and m×n pixel individual elements for driving a plurality of light emitters comprised in each of the m×n display pixels within the macro pixel connected to the common element and grouped into the same group, and

wherein a number of the row and column lines shared with the m×n display pixels is determined based on at least one of a fill factor and an application type of a pixel-driving circuit, and the fill factor is determined based on size design conditions of a pixel area of the display substrate and a sub-pixel area where the light emitters are disposed.

6 . The digital display device according to claim 5 , wherein the application type of the pixel-driving circuit is divided into a large-area display, a monitor display, and a mobile display, and

the fill factor is determined to have a small value in an order of a large-area display, a monitor display, and a mobile display.

7 . The digital display device according to claim 5 , wherein the interposer is any one of a film interposer, a glass interposer, and a silicon interposer.

8 . The digital display device according to claim 5 , wherein each of the pixel-driving circuits further comprises at least one sensor disposed on a sensor area formed on a corresponding interposer.

9 . The digital display device according to claim 5 , wherein each of the display pixels is disposed on a pixel area formed on a corresponding interposer;

the pixel area comprises sub-pixel areas where a plurality of light emitters are disposed and a non-active area excluding the sub-pixel areas; and

each of the macro pixels comprises a pixel-driving circuit area where a pixel-driving circuit is disposed, and at least a portion of the pixel-driving circuit area overlaps a plurality of non-active areas.

10 . The digital display device according to claim 9 , wherein the sub-pixel areas are formed at a corner or outside of a display pixel so that the sub-pixel areas are adjacent to each other.

11 . The digital display device according to claim 5 , wherein each of the m×n pixel individual elements comprises the pixel-embedded memory for storing the video data input through the column signal distributor; and

a pixel driver for controlling driving of the light emitters based on the video data and a driving signal input through the row signal distributor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2024
From: LEE, MYUNGHEE; SONG, KUN HO; JUNG, JUN YOUNG
To: SAPIEN SEMICONDUCTORS INC.
Reel/Frame 067163/0009 →
Priority Claims (5)
KR 10-2022-0079519 · Jun 29, 2022 · national
KR 10-2022-0100516 · Aug 11, 2022 · national
KR 10-2022-0136814 · Oct 21, 2022 · national
KR 10-2023-0057664 · May 3, 2023 · national
KR 10-2023-0075472 · Jun 13, 2023 · national
Continuity (2)
Continuation In Part PCTKR2023009026 · Jun 28, 2023
Related Publication 20250022997A1 · Jan 16, 2025
References Cited (24)
US 8624882B2 · Cok et al. · 2014 [cited by applicant]
US 11238783B2 · Lee · 2022 [cited by applicant]
US 20190103426A1 · Tanaka · 2019 [cited by examiner]
US 20190279558A1 · Monestier · 2019 [cited by examiner]
US 20200258966A1 · Cha · 2020 [cited by examiner]
US 20220059636A1 · Song · 2022 [cited by examiner]
US 20230253387A1 · Lee · 2023 [cited by examiner]
US 20230253388A1 · Chung et al. · 2023 [cited by applicant]
CN 114582246A · 2022 [cited by applicant]
KR 1020140051145A · 2014 [cited by applicant]
KR 1020170099025B1 · 2017 [cited by applicant]
KR 1020170101056A · 2017 [cited by applicant]
KR 1020190033438A · 2019 [cited by applicant]
KR 1020190073015A · 2019 [cited by applicant]
KR 102347927B1 · 2022 [cited by applicant]
KR 1020220072535A · 2022 [cited by applicant]
KR 1020220076107A · 2022 [cited by applicant]
KR 20220072535A · 2022 [cited by applicant]
KR 1020230008684 · 2023 [cited by applicant]
Office action for corresponding Korean application No. 10-2023-0057664 dated May 30, 2024. [cited by applicant]
International Search Report for corresponding International Application No. PCT/KR2023/009026 mailed Sep. 22, 2023. [cited by applicant]
Written Opinion for corresponding International Application No. PCT/KR2023/009026 dated Sep. 22, 2023. [cited by applicant]
Taiwanese Office Action Regarding TW application No. 112134893 dated Nov. 20, 2024. [cited by applicant]
Korean Notice of Allowance Issued on May 27, 2025; Application No. 10-2023-0057664; English translation. [cited by applicant]