IP Library Granted Patent US 12,557,714
Granted Patent B2
US 12,557,714 · App. 18/451,115 · Granted Feb 17, 2026

Method for making electronic package

Inventors: SeungHyun Lee (Incheon, KR); KyoungHee Park (Seoul, KR); HunTaek Lee (Gyeonggi-do, KR); KyungHwan Kim (Seoul, KR); WonSang Rhee (Incheon, KR)
H01L24/97H01L21/563H01L21/6836H01L23/49816H01L23/66H01L2223/6616H01L2223/6644H01L2223/6677H01L2224/97H01L2924/1421H01L2924/15153H01L2924/1811
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,557,714
App. No.
18/451,115
Granted
Feb 17, 2026
Kind
B2
Abstract

A method for making an electronic package is provided. The method includes providing a substrate strip comprising substrate assemblies, each substrate assembly comprises a first substrate and a second substrate connected to the first substrate via a flexible link, the first substrate comprises a first mounting surface, the second substrate comprises a second mounting surface that is not at a same side of the substrate assembly as the first mounting surface; disposing the substrate strip on a first carrier; attaching a first electronic component onto the first mounting surface; disposing the substrate strip on a second carrier with a plurality of cavities, the first electronic component is received within one of the plurality of cavities; attaching a second electronic component onto the second mounting surface; singulating the substrate assemblies from each other; and bending the flexible link to form an angle between the first substrate and the second substrate.

Claims (24)

1 . A method for making an electronic package, the method comprising:

providing a substrate strip comprising a plurality of substrate assemblies, wherein each substrate assembly comprises a first substrate and a second substrate that is connected to the first substrate via a flexible link, and wherein the first substrate of each substrate assembly comprises a first mounting surface and the second substrate of each substrate assembly comprises a second mounting surface that is not at a same side of the substrate assembly as the first mounting surface;

disposing the substrate strip on a first carrier such that the first mounting surface of each first substrate is facing away from the first carrier and the second mounting surface of each second substrate is facing towards the first carrier;

attaching a first electronic component onto the first mounting surface of each first substrate;

disposing the substrate strip on a second carrier with a plurality of cavities, such that the first mounting surface of each first substrate is facing towards the second carrier and the second mounting surface of the second substrate is facing away from the second carrier, and the first electronic component attached onto each first substrate is received within one of the plurality of cavities;

attaching a second electronic component onto the second mounting surface of each second substrate;

singulating the plurality of substrate assemblies from each other; and

bending the flexible link of each substrate assembly to form an angle between the first substrate and the second substrate of each substrate assembly.

2 . The method of claim 1 , wherein before attaching the first electronic component onto the first mounting surface of each first substrate, the method further comprises:

forming a plurality of bumps over the first mounting surface of each first substrate.

3 . The method of claim 1 , wherein the first carrier comprises a substrate strip cavity to receive the substrate strip.

4 . The method of claim 1 , attaching the first electronic component onto the first mounting surface of each first substrate further comprises:

disposing a first substrate mask having a plurality of first openings on the substrate strip, wherein each first opening is aligned with the first substrate of each substrate assembly to expose the first mounting surface;

mounting the first electronic component onto the first mounting surface of each first substrate through the corresponding first opening; and

removing the first substrate mask from the first carrier.

5 . The method of claim 1 , wherein before attaching the second electronic component onto the second mounting surface of each second substrate, the method further comprises:

forming a plurality of bumps over the second mounting surface of each second substrate.

6 . The method of claim 1 , wherein attaching the second electronic component onto the second mounting surface of each second substrate further comprises:

disposing a second substrate mask having a plurality of second openings on the substrate strip, wherein each second opening is aligned with the second substrate of a substrate assembly to expose the second mounting surface;

mounting the second electronic component onto the second mounting surface of each second substrate through the corresponding second opening; and

removing the second substrate mask from the second carrier.

7 . The method of claim 1 , wherein the first electronic component is an antenna.

8 . The method of claim 1 , wherein the second electronic component is an electronic package.

9 . The method of claim 1 , wherein each of the plurality of cavities has a depth greater than a height of the first electronic component.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2023
From: LEE, SEUNGHYUN; PARK, KYOUNGHEE; LEE, HUNTAEK; KIM, KYUNGHWAN; RHEE, WONSANG
To: JCET STATS CHIPPAC KOREA LIMITED
Reel/Frame 064643/0982 →
Priority Claims (1)
CN 202211032114.5 · Aug 26, 2022 · national
Continuity (1)
Related Publication 20240071991A1 · Feb 29, 2024
References Cited (14)
US 10418687B2 · Mow et al. · 2019 [cited by applicant]
US 10887994B2 · Kim et al. · 2021 [cited by applicant]
US 10931000B1 · Kang et al. · 2021 [cited by applicant]
US 11239573B2 · Shah et al. · 2022 [cited by applicant]
US 20150163937A1 · McClatchie · 2015 [cited by examiner]
US 20180159209A1 · Mikata · 2018 [cited by examiner]
US 20190103653A1 · Jeong · 2019 [cited by examiner]
US 20200015357A1 · Kim · 2020 [cited by examiner]
US 20210091017A1 · Yeon · 2021 [cited by examiner]
US 20210280959A1 · Han · 2021 [cited by examiner]
CN 110024114A · 2019 [cited by applicant]
CN 113889458A · 2022 [cited by applicant]
TW M585366U · 2019 [cited by applicant]
TW 202207530A · 2022 [cited by applicant]