IP Library Granted Patent US 12,563,213
Granted Patent B2
US 12,563,213 · App. 18/016,568 · Granted Feb 24, 2026

Parallelized video decoding using a neural network

Inventors: Félix Henry (Saint Gregoire, FR); Gordon Clare (Pacé, FR)
Assignee: ORANGE
H04N19/436H04N19/90
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,563,213
App. No.
18/016,568
Granted
Feb 24, 2026
Kind
B2
Abstract

In a method for decoding a data stream by way of an electronic device ( 10 ) including a processor ( 14 ), and a parallelized processing unit ( 16 ) designed to perform a plurality of operations of the same type in parallel at a given time, the data stream includes a first dataset (Fet) and a second dataset (Fnn) representative of audio or video content. The decoding method includes the processor ( 14 ) processing data from the first dataset (Fet), obtaining the audio or video content by processing (E 70 ) data from the second dataset (Fnn) using a process depending at least partially on the data from the first set (Fet) and using an artificial neural network ( 18 ) implemented by the parallelized processing unit ( 16 ).

Claims (34)

1 . A method for decoding a data stream by an electronic device including a first processor and a parallelized processor configured to perform in parallel, at a specific time, a plurality of a same type operations, the data stream including a first set of data and a second set of data representative of an audio or video content, the method comprising:

obtaining an identifier or data descriptive of an artificial neural network by processing data from the first set of data by the first processor; and

obtaining the audio or video content by processing data from the second set of data using said artificial neural network implemented by the parallelized processor.

2 . The decoding method according to claim 1 , further comprising configuring the parallelized processor as a function of at least part of the data from the first set of data.

3 . The decoding method according to claim 2 , wherein the first set of data comprises the data descriptive of the artificial neural network, and wherein, in the configuring, the first processor configures the parallelized processor based on said descriptive data.

4 . The decoding method according to claim 2 , wherein:

the electronic device comprises a storage configured to store a plurality of parameter sets respectively defining a plurality of artificial neural networks;

wherein the first set of data comprises the identifier; and

wherein, in the configuring, the first processor configures the processor based on a set of parameters associated with the identifier among the plurality of parameter sets.

5 . The decoding method according to claim 2 , wherein:

the data stream further comprises instructions executable within the electronic device; and

wherein the configuring the parallelized processor is performed due to execution of at least part of said instructions.

6 . The decoding method according to claim 2 , wherein:

the data stream further comprises instructions executable within the electronic device; and

wherein the processing of the first data set is at least partially performed due to execution of at least part of said instructions.

7 . The decoding method according to claim 6 , wherein the configuring of the parallelized processor is performed due to execution of at least part of said instructions.

8 . The decoding method according to claim 2 , further comprising identifying the first set of data and the second set of data within the data stream.

9 . The decoding method according to claim 2 , wherein the first set of data comprises data representative of characteristics of a format of the audio or video content encoded by the data stream.

10 . The decoding method according claim 1 , wherein:

the data stream further comprises instructions executable within the electronic device; and

wherein the processing of the data from the first data set is at least partially performed due to execution of at least part of said instructions.

11 . The decoding method according to claim 1 , wherein the first set of data comprises data representative of characteristics of a format of the audio or video content encoded by the data stream.

12 . The decoding method according to claim 1 , wherein the processing of the data from the second set produces at least one matrix representation of at least a part of an image.

13 . The decoding method according to claim 1 , wherein the artificial neural network receives, as an input, data from the second set of data.

14 . The decoding method according to claim 1 , wherein the artificial neural network receives, as an input, data previously produced as an output of the artificial neural network.

15 . The decoding method according to claim 1 , wherein the first set of data and the second set of data are identifiable individually within the data stream.

16 . An electronic device configured to decode a data stream including a first set of data and a second set of data representative of an audio or video content, the electronic device comprising:

a first processor configured to process data from the first set of data to obtain an identifier or data descriptive of an artificial neural network; and

a parallelized processor configured to perform in parallel, at a specific time, a plurality of same type operations and configured to obtain the audio or video content by processing data from the second set of data using the artificial neural network implemented by the parallelized processor.

17 . The electronic device according to claim 16 , wherein the first processor configures the parallelized processor as a function of at least part of the data from the first set of data.

18 . The electronic device according to claim 17 , further comprising a storage configured to store a plurality of parameter sets respectively defining a plurality of artificial neural networks, wherein:

the first set of data comprises the identifier; and

wherein the first processor configures the parallelized processor based on a set of parameters associated with the identifier among the plurality of parameter sets.

19 . The electronic device according to claim 16 , wherein the parallelized processor is configured to produce at least one matrix representation of at least a part of an image.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2024
From: FONDATION B-COM
To: ORANGE
Reel/Frame 069452/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2023
From: HENRY, FÉLIX; CLARE, GORDON
To: FONDATION B-COM
Reel/Frame 065137/0222 →
Priority Claims (1)
FR 2007530 · Jul 17, 2020 · national
Continuity (1)
Related Publication 20230283790A1 · Sep 7, 2023
References Cited (22)
US 5734589A · Kostreski · 1998 [cited by examiner]
US 20180249158A1 · Huang · 2018 [cited by examiner]
US 20180293758A1 · Bar-On et al. · 2018 [cited by applicant]
US 20180307980A1 · Barik · 2018 [cited by examiner]
US 20190075301A1 · Chou · 2019 [cited by examiner]
US 20200329258A1 · Wang et al. · 2020 [cited by applicant]
WO 2017036370 · 2017 [cited by applicant]
WO 2019131880A1 · 2019 [cited by applicant]
WO 2019191205A1 · 2019 [cited by applicant]
International Search Report dated Sep. 30, 2021, for PCT/EP2021/069515, 6 pp. [cited by applicant]
Written Opinion of the ISA dated Sep. 30, 2021, for PCT/EP2021/069515, 6 pp. [cited by applicant]
Gary S. Sullivan et al., “Overview of the High Efficiency Video Coding (HEVC) Standard”, IEEE Transactions on Circuits and Systems for Video Technology, vol. 22, No. 12, Dec. 2012, pp. 1649-1668. [cited by applicant]
International organization for Standardization, ISO/IEC JTC1/SC29/WG11, Coding of Moving Pictures and Audio, “Use cases and requirements for compressed representation of neural networks”, Oct. 2018, an ISO/IEC document,… [cited by applicant]
Joe Osborne, “Google's Tensor Processing Unit explained: this is what the future of computing looks like”, published Aug. 22, 2016, retrieved at: https://www.techradar.com/news/computing-components/processors/google-s-t… [cited by applicant]
Simon Wiedemann et al., “Compact and Computationally Efficient Representation of Deep Neural Networks”, IEEE Transactions of Neural Networks and Learning Systems, vol. 31, No. 3, Mar. 2020, pp. 772-785. [cited by applicant]
Simon Wiedemann et al., “DeepCABAC: Context-adaptive binary arithmetic coding for deep neural network compression”, Proceedings of the 36 [cited by applicant]
Guo Lu et al., “DVC: An End-to-end Deep Video Compression Framework”, submitted Nov. 30, 2018, available at URL: https://arxiv.org/abs/1812.00101, 10 pp. [cited by applicant]
S. Carrato et al., “Parallel Structure Based on Neural Networks for Image Compression”, Electronic Letters, vol. 28, No. 12, Jun. 4, 1992. Submission Pending. [cited by applicant]
S. Carrato et al., “Parallel Structure Based on Neural Networks for Image Compression”, Electronic Letters, vol. 28, No. 12, Jun. 4, 1992, pp. 1152-1153. [cited by applicant]
Japanese Notice of Reasons for Rejection dated Jul. 1, 2025 for corresponding Japanese Application No. 2023-503012. [cited by applicant]
English translation of the Written Opinion of the International Searching Authority dated Sep. 30, 2021 for corresponding International Application No. PCT/EP2021/069515, filed Jul. 13, 2021. [cited by applicant]
Japanese Notice of Reasons for Rejection dated Nov. 18, 2025 for corresponding Japanese Application No. 2023-503012. [cited by applicant]